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SUM M A RY
This d isserta tion  describes th e  developm ent of a general purpose, single user 
w o rk sta tio n  fo r use in com puter aided design applications. The aim th ro u g h o u t 
th e  project has been to  produce an open system  w ith  s tan d a rd  in terfaces th a t 
affords high p o rtab ility  o f graphics applications program s. The bu lk  o f the  
w o rk  has invo lved  th e  developm ent o f high reso lu tion  co lour graphics system s 
and  th e ir  supporting  system  so ftw are . These system s have then  been in tegrated  
w ith  existing 16/32 b it m ulti-p rocessor com puter sy stem s to  achieve th e  final 
design goal. Testing o f the w o rk sta tio n  fo r s tan d a rd s  conform ance a t the  
in terface  level w as achieved by porting  a large m olecular m odelling package 
from  a m ainfram e com puter/g raph ics te rm inal env ironm en t onto  the 
w ork sta tio n .
The v ir tu a l device in terface fo r  th e  graphics system s w as chosen to  be the  
I.S.O. an d  A.N.S.I. adopted  graphics s ta n d a rd  called  th e  G raphical K ernel 
System . T his applications in terface  has been im plem ented, firs tly  fo r the  
TRIPOS operating sy stem , and  la tte r ly  fo r  the  UNIX operating system . These 
tw o  d ifferen t operating system s w ere ev a lu a ted  in te rm s o f facilities supported  
and  th e ir  acceptance in th e  com m ercial m arketplace, both o f w hich w ou ld  have 
d irec tly  affected program  and  program m er p o rtab ility . UNIX w as finally  
adopted  as the  operating system  fo r the  w orksta tion .
Leading edge technology has been used to im plem ent the  graphics system s, 
both of w hich are based on specialised in tegrated  circu its  designed fo r th is  
application. A t the  low est level, d r iv e r  so ftw are  has been w ritten  to  in tegrate 
these graphics devices w ith  th e ir  operating system s so th a t they  may be 
in terfaced  to  the  fu n c tio n a lity  of the  higher level G raphical K ernel System . 
Im plem enting  the  G raphical K ernel System  has invo lved  th e  developm ent of a
large su ite  of program s, m any o f them  invo lv ing  com plex algorithm s 
concerning the  generation o f d raw ing  p rim itives an d  o f p ic tu re  m anipulation.
The v a lid ity  o f choosing the  G raphical K ernel System  as the  applications 
in terface  fo r p o rtab ility  w as confirm ed by d em onstra ting  the  m olecular 
m odelling program  runn ing  on the w orksta tion . T his dem onstra tion  also proved 
th a t  to d a y ’s m icroprocessor based w o rk sta tio n s  are  capable of achieving the  
per-u ser perform ance of m ain fram e m achines.
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CHAPTER 1
SYSTEM REQUIREMEN T  FOR INTERACTIVE WORKSTATION DESIGN
1.1 The Development of W orkstations for Computer Aided Design.
T he h isto ry  o f electronic com puting on ly  spans some 40 years, b u t in th a t 
tim e the  advances in technology have accelerated the deploym ent of com puters 
to the  ex ten t w here  m ost of us da ily  come in to  contact w ith  them , eit her a t first 
hand , or w ith in  som e em bedded application. In teractive com puting applications, 
p a rticu la rly  in th e  field of C om puter Aided Design(CAD) also requ ire  a 
pow erfu l M an M achine In terface(M M I). The com m unication between 
com pu ter and opera to r is enhanced by th e  effective use of graphical d isp lay  
devices. T hus, th e  developm ent of these graphics system s and th e ir supporting  
so ftw are  is crucial in a tta in in g  effective in teractive com puting. Single user, desk 
top  com puters, w ith  th e  ab ility  to  suppo rt pow erfu l CAD applications have 
recen tly  em erged. These m achines have become know n as "W orkstations".
T his chap ter investigates th e  advances th a t have been m ade in in teractive  
com puting  w hich  have b rough t about the developm ent of the  com puter 
w ork sta tio n . M any  o f th e  firs t com m ercial w orksta tions to  appear w ere 
tu rn k e y  system s and  w ere  th e re fo re  inflexible and  could no t be used to  replace 
m ain fram e based CAD system s. Hence, the  featu res th a t are required  to  achieve 
an open w o rk sta tio n  system  th a t is tru ly  general purpose have been identified 
so th a t  these m ay be included  in th e  subsequent w orksta tion  design.
1.2 Computing Systems.
The com puter sy stem s designer has received considerable suppo rt over recent
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y ears  from  In teg ra ted  C ircu it(IC ) m a n u fa c tu re rs  w ho have been designing and 
su p p ly in g  devices th a t  no t on ly  con tain  basic logic gates b u t use a m uch higher 
level o f in tegration , in o rder to  p rov ide functional blocks such as A rithm etic 
Logic U nits(A L U ) and  sh if t registers. Today, V ery Large Scale Integration 
(V LSI) devices have in excess of 100,000 tran s is to rs  on a single su b stra te  yet 
th e ir  pow er d issipation  is on ly  of the  o rder of a w a tt. The reduction in trace 
and  fea tu re  size of IC’s has reduced the ir in te rn a l capacitive and  inductive 
effects th u s  enabling higher clocking frequencies to  be achieved. M any of 
to d a y ’s VLSI devices can be clocked at 20MHz o r more. A ll these facto rs have 
helped bring abou t th e  very  p ow erfu l, yet necessarily  sm all devices th a t are 
requ ired  w hen designing single user com puter w o rksta tions.
In teg ra ted  c ircu it m a n u fa c tu re rs  produce devices th a t  a llow  com puter design 
to  be achieved, both a t a sub  system  level, using w h a t are know n as bit-slice 
dev ices[l], and , a t th e  sy stem  level using m icroprocessor devices.
C o m p u te r system  design a t th e  sub  system  level is used w hen the  m achine 
a rch itec tu re  o r in s tru c tio n  se t m u st be optim ised fo r  a p a rticu la r application. It 
a llo w s th e  configuration of d a ta  bus and  address bus size through the  selection 
o f fu n c tio n a l blocks such as 4 bit cascadable ALUs and m icroprogram  
co n tro lle rs . T his approach also  a llow s optim isation of the  m achine in struc tion  
se t since th e  m icroprogram  con tro l s to re  m ust be program m ed by the  system  
designer. Design a t th e  sub  system  level is s till popu la r in the specialised area of 
co m pu ter graphics w here  th e  h a rd w are  a rch itec tu re  and  in struc tion  set m ay be 
tu n e d  fo r high perform ance. T his requ irem ent in graphics applications is 
reducing as 1C m a n u fa c tu re rs  produce specialised VLSI devices fo r th is 
application.
For single user desk top com puters, design a t th e  system  level is essential
-  1 .2 -
since it reduces the  system  size, pow er consum ption  and  design tim e. The main 
fu n c tio n a l com ponent o f th is  design is the  m icroprocessor. T h is device generates 
a ll the  control, add ress and  d a ta  signals requ ired  to  in terface  to  ex ternal 
m em ory and in p u t/o u tp u t devices. M icroprocessors have a fixed instruc tion  set 
w ith  e ither hard  w ired  logic fo r instruc tion  decoding o r a m icro-program m able 
con tro l sto re th a t has been program m ed by th e  IC m an u fac tu re r. To 
com plem ent the range of m icroprocessors, a m a n u fa c tu re r  w ill provide a set o f  
com patible suppo rt devices fo r functions such as d irect m em ory access, 
m em ory m anagem ent and  se ria l/p a ra lle l in p u t an d  o u tp u t. M icroprocessors 
have grow n from  sim ple 4 bit m achines to  32 b it devices em ploying micro- 
coded techniques to  con tro l in ternal functions and  su p p o rt com prehensive 
in stru c tio n  sets th a t are w ell su ited  to  suppo rting  to d a y ’s high level 
program m ing languages. M icroprocessor system s now  provide th e  pow er o f a 
mini com puter bu t a t a frac tion  of the  cost and  size. T he M otorola M C68020[2] 
fo r exam ple has 32 bit d a ta  and  address busses, both in te rn a lly  an d  ex terna lly . 
It also su ppo rts  a co-processor in terface, and, c u rre n tly  th e  M C68881 floating 
point processor[3] m ay be used to  im prove floating po in t in tensive  tasks.
1C m an u fac tu re rs  have also expended considerable effort in to  producing the  
m em ory devices fo r com puting  system s. The av a ilab ility  o f high d ensity , cheap 
m em ories has also been in s tru m en ta l in the em ergence o f p o w erfu l in teractive  
com puters. T here are  tw o  main w ays in w hich d a ta  storage can be effected in 
sem iconductor m em ories, w ith  each m ethod y ie ld ing  a d ifferen t se t of device 
characteristics. The first m ethod com bines tw o  tra n s is to rs  to  fo rm  a bistable 
m em ory w hich has fa s t access tim es and a sim ple in terface . Devices using th is 
construction  are know n as s ta tic  m em ories and  can c u rre n tly  be obtained w ith  
packing densities to  32k x 8 bits w ith  access tim es as low  as 25ns. The second 
m ethod provides a m uch higher packing density  per storage b it by using the
- 1 .3 -
charge held  on a capacitor to  indicate a zero o r one s ta te . T he d raw backs of th is 
device are  s lo w er access tim es and  increased overheads b rought abou t by the 
requ irem en t to  refresh  the  charge on the  m em ory cells a t regu lar in te rv a ls  to 
avoid da ta  loss. These devices are know n as D ynam ic Random Access 
Mernories( D RAM ) and cu rren t packing densities are 1 M bits per device w ith  
cycle access tim es of approxim ately  250ns.
The tren d s  of reducing featu re  size to provide more fu n c tio n a lity  per device 
w ill continue in to  the fu tu re  as U ltra  Large Scale In tegration  (ULSI) devices 
emerge. Clock speeds w ill increase, bu t pow er consum ption w ill decrease and 
desk top and  hand  held com puters w ill become as pow erfu l as the  mini and 
m ainfram e m achines of today . New m achine arch itec tu res w ill suppo rt parallel 
processing to  im prove perform ance fu r th e r .
13  Operating Systems.
The operating  system  of a com puter com prises a set of program s to  contro l 
th e  access to, an d  usage of the  m achine’s resources. E arly  operating system s 
w ere on ly  capable of runn ing  a single user task  a t a tim e, and  hence users 
requiring com puter tim e had to  queue th e ir jobs to  run  in batch mode. To 
achieve in te rac tiv e  use. an operato r w ou ld  therefore need be th e  on ly  user of 
th e  machine. Since early  com puters w ere v e ry  expensive, th e ir r ts e  in in teractive  
applications w as no t economical and  any  CAD w as lim ited  to  th e  design 
checking phase.
M u lti-u se r operating  system s have enabled the  resources of a m ainfram e 
m achine to  be shared  am ongst m any sim ultaneous users. The response tim e to  a 
request from  an operator is dependent upon the  processor load, the re fo re  under 
w orst case load conditions the m achine can become so slow  as to severely
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degrade operato r efficiency. M u lti-u se r operating system s are, how ever 
significant in the  appearance of econom ical in teractive  com puting.
The m icroprocessor has enabled single user m achines to  be econom ically bu ilt, 
and  m any single task operating system s have been designed to run  on these 
m achines. M icroprocessors arc now pow erful enough to  suppo rt m ultip le  
task ing , m u ltip le  user operating system s w ith  s im ilar facilities to those of 
m ain fram e m achines. A w o rksta tion  fo r CAD shou ld  suppo rt a m u lti-task in g  
env ironm en t so th a t th e  system  m ay efficiently handle the m any devices th a t 
w ill be sim ultaneously  serviced.
The user in terface of operating  sy stem s has been im proved th rough  the  use of 
com m ands th a t are close to  th e ir  English equ ivalen t and  th rough  th e  provision 
of help responses w hen th e  operato r is having difficulty . T oday, m enu d riven  
w indow ing system s are becoming popular. The operato r in terac ts  w ith  the 
com puter using an in p u t device, such as a mouse, so th a t the  conventional 
keyboard  becomes a lm ost red u n d an t. For graphical in teraction , a w orksta tion  
shou ld  supp o rt several in p u t devices so th a t the m ost n a tu ra l device m ay be 
chosen fo r a p a rticu la r s ty le  of inpu t. The response tim e of the  com puter to  a 
request from  the  operato r sho u ld  be as fas t as possible. A large proportion of 
in teractive  com puter users  on ly  deal w ith  alphanum eric  orien ted  disp lays, 
how ever. CAD is a grow ing application area, and  graphical in teraction  m ust 
offer the sam e response tim es as these character based system s.
If a w o rksta tion  is to  su p p o rt the developm ent of CAD applications it m ust 
add itionally  provide the  sy stem s program m er w ith  a su itab le  scientific high 
level program m ing language and  program m ing developm ent tools. The choice 
and use of th is  language w ill affect the  po rtab ility  of CAD program s developed 
on the w orksta tion .
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1.4 Interactive Graphics Display Devices.
As com puters and  th e ir operating system s have advanced, so have 
developm ents in the  field of com puter graphics been m ade. This paralle l effort 
m ay be logically split betw een th a t m ade in developing graphics hardw are 
devices and  tha t expended in th e  developm ent of so ftw are  system s to  support 
the  hardw are . Since the  appearance of m icroprocessors and , indeed, m u lti-u se r 
operating system s is a fa irly  recent even t, th e  im petus fo r graphics hardw are  
developm ent has only  been s trong  since the la te fifties, o r early  sixtes when 
w ork  on in teractive graphics applications really  began. The Sketchpad 
project[4], w hich began in 1961 is one o f the first applications of in teractive 
graphics. The equipm ent used to  su p p o rt the Sketchpad project seem s very  
crude  by to d a y ’s s tan d ard s . T he evo lu tion  of com puter graphics equipm ent 
since th a t tim e illu s tra te s  how  and  w here perform ance has been im proved. 
These tren d s  are im p o rtan t fac to rs  influencing the  appearance of single user 
w orksta tions.
To categorise com puter d isp lay  h ard w are  it is u sefu l to  in troduce th e  concept 
o f in teractive  and non in terac tive  devices. An in teractive device w ill perm it 
alm ost instantaneous m odification of its  d isp lay  su rface  w h ils t a non­
in terac tive  device w ill on ly  be su ited  to  obtaining h a rd  copies. M any new  
disp lay  devices fo r in terac tive  use are  beginning to  appear in com m ercial and  
m ilita ry  equipm ent. L iquid C ry s ta l D isplays(LC D ) and  plasm a panels are tw o  
exam ples of devices th a t have been developed to replace th e  conventional 
C athode Ray Tube(C R T) w hich  is b u lk y , pow er h u n g ry  and  fragile. 
N evertheless, the  CRT rem ains as one of the  few  therm ionic valves th a t is s till  
w idely  used today . A CRT produces an image on a phosphor coated screen by 
using electrons to  bom bard the  phosphor w hich then em its  light. C olour m ay be
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genera ted  by coating th e  CRT disp lay  su rface  w ith  triad s  of red, green and  blue 
ligh t em ittin g  phosphor dots. Three electron  guns and  a shadow  m ask are  used 
to  en su re  th a t th e  electrons from  a p a rticu la r gun w ill on ly  s tr ik e  the  phosphor 
do ts  of one colour. C olour tubes are more expensive and b u lk y  than 
m onochrom e tubes and  require three d riv e  c ircu its fo r the red, green and  blue 
guns. T he fabrication  problem s of producing very  fine shadow  m asks w ith  
sufficient s tren g th  and  the  ab ility  to w ith s tan d  tem p era tu re  rises caused by 
electron  bom bardm ent have prevented  colour tubes reaching the  reso lu tion  of 
m onochrom e tubes.
As th e  electrons trav e l along the  CRT, they  are deflected, e ither by 
e lec tro sta tic  o r electrom agnetic means, such th a t every  po in t of the  disp lay  
su rface  m ay be bom barded. The tw o  scanning m ethods used to  generate images 
on a CRT screen are know n as vector scanning and  ras te r scanning respectively . 
These tw o  techniques are  fu n d am e n ta lly  different and  y ie ld  graphics system s 
th a t  have d iffe ren t characteristics.
V ector scanning, or random  scanning as it is also know n, w as the  first m ethod 
em ployed fo r in te rac tive  graphics use. Images w ere produced using e lectrosta tic  
deflection by the  application of voltages to  X and Y deflection p la tes w ith in  the 
CRT. Because of th is, vector scanning sy stem s w ere m ost su ited  to  applications 
requ iring  im ages to  be construc ted  from  a series of lines, w hich  re su lted  in the 
use of w ire  fram e m odels to  represent th ree  dim ensional objects. The com plete 
image m u st be co n tin u a lly  scanned a t a repetition ra te  w hich ensu res th a t 
p ic tu re  flicker does not occur. The earliest vector scanning system s[5] required  
th e  host com pu ter to  calcu la te  all the  values to  be fed  to  the  D /A  converto rs 
and  sto re  these in te rn a lly  so th a t they  could  be co n tin u a lly  read o u t to  the 
d isp lay  device. The problem s w ith  th is approach w ere excessive loading of the
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co m p u ter and  th e  requ irem en t fo r expensive m em ory devices to  sto re  the  
v a lu es  fo r  th e  D /A  converto rs.
C heaper graphics sy stem s became available w ith  the  in troduction  in 1968 of 
the  storage tube display[6]. This device w as again random  scanning, bu t it d id  
not requ ire  con tinual refresh ing , hence, the  very expensive p ic ture  store w as 
no t requ ired . U n fo rtu n a te ly , the storage tube' had the disadvantage tha t 
selective e rasu re  of p a rts  of th e  p icture could not be achieved.
M ost of the  in terac tive  d isp lay  system s in use today em ploy raste r scanning 
techniques to  generate im ages on a CRT. This is the  sam e m ethod as used in 
com m ercial television equ ipm ent and  hence, considerable research effort has 
been expended by m a n u fa c tu re rs  to  reduce costs and  im prove picture q u a lity . 
E lectrom agnetic deflection is used to  produce a p ic tu re  by repeatedly  scanning 
the  electron  beam from  the  le ft hand  side to  th e  righ t hand  side of the CRT, 
w h ile  sequen tia lly  m oving line by line dow n the screen. In th is  w ay, the w hole 
d isp lay  su rface  is addressed , each com plete scanning sequence being know n as a 
fram e. The fram e upd a te  ra te  m ust be sufficient to  avoid the screen from  
flickering. The fram e frequency  fo r com m ercial television equipm ent is 50Hz[7] 
and  a s im ilar frequency  is u su a lly  adopted fo r high resolution graphics 
system s. As the  fram e is being scanned, the  in tensity  of the  electron beam is 
m odu lated  by a video signal, th e  m agnitude of w hich corresponds to  th e  
in ten sity  of the  d isp layed  p ic tu re. F lyback m ust occur w hen the  electron beam 
reaches e ither th e  righ t hand  side, o r the  bottom  of the screen, and  during  these 
retrace periods, th e  video signal m u st be blanked. To m aintain  synchronization , 
add itional pulses are fed to  the  d isp lay  m onitor to  tem porally  indicate the s ta r t  
of each line and  fram e. These signals are som etim es com bined to  produce a 
com posite video signal. The scanning sequence, and  corresponding com posite
- 1 .8 -
video signal fo r a ra s te r  scan sy stem  is show n in figure 1.1. A technique know n 
a in terlaced  scanning m u s t som etim es be used w hen the  bandw id th  of the  video 
signal fo r norm al scanning w o u ld  be too great. Each fram e is sp lit in to  tw o 
p arts  know n as the odd and  even fields w hich contain  all the  odd and even lines 
of th e  fram e respectively . Each field is d isp layed  a t the  repetition rate lh a t 
w o u ld  n o rm ally  be requ ired  fo r  a com plete fram e, bu t because the tw o  fields 
are in terlaced  the  p ic tu re  flicker is not noticible. Hence, in terlacing enables the 
video b an d w id th  to  be ha lved  w ith o u t in troducing  flicker. Problem s can 
how ever occur fo r com pu ter generated  images, since adjacent lines in odd and 
even fields m ay be assigned w idely  vary ing  in tensities. A long persistence 
phosphor sho u ld  the re fo re  be specified fo r the CRT w hen using interlacing on 
com puter graphics equ ipm ent.
For a com pu ter to  be able to  generate  a p icture on a ras ter scanning display 
device, it m u st s to re  a rep resen ta tion  o f the  p ic tu re  w hich has been quantized, 
firs tly  in to  lines w hich  w ill m ap o n to  th e  d isplay scan lines, and  secondly into 
e lem ents along each scan line. T hese p ic tu re  elem ents w ill be used to  generate 
the video signals th a t  d riv e  th e  d isp lay  m onitor, and  u ltim a te ly  the  in tensity  
of th e  corresponding area of the  d isp lay ed  image. Each video fram e is therefore 
represented as an X-Y m atrix  o f p ic tu re  elem ents, o r pixels. Each pixel m ust 
the re fo re  be s to red  by th e  co m p u ter in some w ay . The per-pixel storage 
requ irem ent w ill depend upon its  representation , fo r exam ple, a black and 
w h ite  image consisting o f pixels w hose in tensity  is e ither black or peak w hite  
w ill requ ire  o n ly  a single d a la  b it per pixel, w h ils t an image th a t has been 
quan tized  in to  256 in ten s ity  levels w ill require 8 d a ta  bits per pixel. Graphics 
sy stem s th a t s to re  th e  rep resen ta tion  o f an image in th is  w ay are  often  know n 
as b it m apped sy stem s. To achieve a reasonable p ic tu re resolution, large 
am oun ts  of com pu ter m em ory  w ill be required, and  hence bit m apped system s
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have on ly  been a v iable so lu tion  since th e  appearance of high density  low cost 
DRAM m em ory devices. As these devices have increased in density , so have the  
num ber of pixels representing 1he d isp lay  o f ra s te r scan system s. E arly  system s 
w ou ld  typ ically  have a reso lu tion  of up to  512x512 pixels, w ith  a scanning 
sequence tha t conform ed to com m ercial television s lan d ard s . These system s are 
classed as low reso lu tion , w hereas, increasing the scanning frequency  yie lds 
m edium  resolution system s a t approx im ate ly  750x750 resolution and high 
resolution system s at above 1000x1000 pixels.
A low  cost general purpose w o rk sta tio n  sho u ld  use a b it m apped raster 
scanning display system  in o rd er to  keep costs to  a m inim um . T here is a w ide 
varie ty  of com m ercially  availab le  ra s te r scanning d isp lay  m onitors, and VLSI 
devices specifically fo r bit m apped system s. A high reso lu tion  system  shou ld  be 
used to  prevent quan tiza tion  effects from  im paring the  q u a lity  of the  image. A 
colour system  sho u ld  be chosen, w ith  the  num ber of in ten s ity  levels fo r the 
red, green and blue video signals being optim ised  fo r cost and  perform ance.
1.5 Programming Graphics Systems.
Ju s t as operating sy stem s have been developed to  su p p o rt a p a rticu la r 
m an u fac tu rers  com puter equ ipm ent, so have graphics so ftw are  system s been 
w ritte n  to  su p p o rt graphics h a rd w a re  th rough  th e  im plem entation  of 
applications in terfaces fo r  po p u la r program m ing languages. A com mon set of 
techniques and a lgo rithm s have evo lved  fo r these system s, even though the  
equipm ent they  add ress have had  differing characteristics. The fo llow ing  
section investigates some of th e  fu n d am e n ta l techniques and  a lgorithm s th a t 
are applicable fo r graphics sy stem s. Techniques fo r com puter graphics have 
evolved as h ard w are  has become availab le  and designers have a ttem p ted  to 
provide facilities to  im prove realism , increase speed or im prove the perform ance
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of an in te rac tive  system .
T he problem s re la ting  to p icture specification an d  view ing have been tackled 
m ain ly  in te rm s specific to vector devices since these w ere the first to  be w idely  
used. M any of the techniques developed w ith  vector devices have been retained 
fo r ra s te r  scan bit m apped system s but now add itiona l fea tu res  are needed to 
cope w ith  filled areas and  m u ltip le  co lour shading.
In general, com pu ter generated images w ill be produced from  an application 
program  w hose program m ing language provides graphical facilities, e ither as an 
extension to  the  language syn tax , o r as a su b ro u tin e  lib ra ry  to  which the  
application program  m ay be linked. M any such graphics sy stem s have been 
produced, and som e o f these are in troduced  below . T here are m any sim ilarities 
betw een these sy stem s, and  in practice, th e  im plem entation  of a general purpose 
graphics system  w ill requ ire  certain  fu n d am en ta l techniques and  a lgorithm s to  
be fo llow ed . T his section stud ies  some of the  techniques and a lgo rithm s th a t are 
applicable to  tw o  dim ensional view ing, and, in m any cases these m ay be 
ex tended  to  perm it th ree  dim ensional viewing.
1.5.1 Graphics Prim itives.
G raphics p rim itives are the  fun d am en ta l construc tional com ponents from  
w hich an application m ay bu ild  any  image. P rim itives are chosen to  reflect the  
m ost com m only requ ired  graphical operations. For exam ple, line d raw ing  and  
tex t generation. In some cases, graphics h a rd w are  m ay not be capable of 
d irec tly  generating som e of the  general purpose p rim itives  th a t are  required  by 
a graphics system  and  the  responsib ility  fa lls  to  th e  host processor w hich m u st 
run  em ulation  so ftw a re  to  m ap the  higher level general purpose p rim itives on to  
the  low  level fu n c tio n s  of the  hardw are . As an exam ple, a ras ter scan system
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m ay on ly  be capable o f p lo tting  a single point a t a specified x,y position, hence, 
th e  co n s titu en t pixels o f th e  p rim itives m u st be calcu la ted  in some w ay . For bit 
m apped system s th is  m ethod of d raw ing  prim itives is know n as scan 
convertion .
1.5.2 The V iew ing Pipeline.
The view ing pipeline of a graphics syslem  takes the u se r’s application 
represen tation  of an im age as inpu t, and transfo rm s th is representation in to  a 
form  th a t can be accepted by the d isp lay  device. Figure 1.2 show s the stages in 
a typ ical view ing pipeline. The pipeline contains a set of transfo rm ations, 
ro ta tions, clips an d  perhaps perspective tran sfo rm s in th ree  dim ensional 
sy stem s to  m ap the  users  w o rld  coordinate address space onto  th a t of the tw o  
dim ensional screen coord inate  address space. T here m ay be in term ediate 
coord inate  address spaces a t w hich  storage is perform ed. The view ing pipeline 
m u s t be trav e rse d  by every  coordinate of a p rim itive and  hence requires 
considerable processing tim e p a rticu la rly  since the  in term ediate  address spaces 
m ay be held  using floating poin t values. For in teractive applications the 
processing associated w ith  the  view ing pipeline m ust be perform ed qu ick ly  
enough to  produce th e  effect of in stan tan ious screen update. Some equipm ent 
m a n u fa c tu re r s  have em ployed  specialized hardw are  to im plem ent the  viewing 
pipeline[8].
1.5.3 W indowing.
T he w indow ing  tran sfo rm a tio n  fo r 2D images is illu s tra ted  in figure 1.3. I t 
a llo w s th e  user th e  fac ility  to  m ap an area of his w orld  coordinate space on to  
any  area o f the d isp lay  su rface . A m apping of th is  type is defined by,
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V̂ r - V * l  I Iequation 1 * . =  w ~ ~ - ~  |*„.-WA, J +  V„
equation 2 y , =  |y„. -W>b ] +  Vyh
w here the te rm s used are as fo llow s,
and y target screen coordinates.
Vvr* ^ yr» V ^ , V diagonal vertices of v iew port.
W , W , W „ W  , diagonal vertices of the w o rld  coordinatex r  yt x l yb  ”
space to  be m apped on to  the  v iew port.
C alculation of screen coordinates from  the above equations m ay be achieved 
m ore qu ick ly  by rew ritin g  (1 ) and  (2 ) as, respectively,
xs ~  A xv +  B and y s =  Cyu. +  D
The variables A,B,C an d  D <are co n stan t fo r a p a rticu la r transfo rm atio n  and  
hence need on ly  be ca lcu la ted  once w hen th e  tran sfo rm atio n  is changed.
1.5.4 Picture M anipulation.
Since graphical objects are  o ften  represented  using m any  prim itives, i t  is very  
convenient to  have a m echanism  w hereby a group o f p rim itives m ay be placed 
in a nam ed s tru c tu re  so th a t  the  s tru c tu re  m ay be operated  on as a w hole. This 
m echanism  is o ften  know n as p ic tu re  segm entation, o r sub-p ic tu re  
m anipulation . Typical operations th a t m ay be perform ed on these sub-p ic tu re  
s tru c tu re s  include tran sfo rm a tio n s , hiding, revealing and  deletion. For the  
purpose of in teraction , one of these s tru c tu re s  m ay be identified on inpu t by the  
operator pointing to  any  one of its  co n s titu en t prim itives.
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1.5.5 Graphical Input.
For graphical system s, the usual a lphanum eric  keyboard  is inflexible fo r 
efficient user in teraction. Instead, the  operato r m u st be capable of inpu tting  
objects that are sem antically  linked w ith  th e  problem  he is dealing w ith . 
T yp ica lly , these are tw o  or th ree  dim ensional coordinates th a t represent a point 
in his w orld  coordinate space. Physical input devices w ith  tw o  or th ree axes of 
m ovem ent are used to  position a cu rso r on the d isp lay  device so th a t its position 
m ay be identified w ith  the objects tha t are  d isp layed  there.
1.6 Algorithms for Computer Graphics.
Since the speed of response is of prim e im portance in in teractive  graphics 
applications, m uch research effort has been expended in designing efficient 
a lgo rithm s fo r the  graphics system . The fo llow ing sections w ill discuss those 
a lgo rithm s th a t have been im plem ented in th is s tu d y . Some of these a lgorithm s 
have also been im plem ented by IC m an u fac tu re rs  on specialised devices, and 
w here  possible these devices have been exploited to  m inim ise the processing 
load on the  w orksta tion  microprocessor.
1.6.1 Algorithms for Prim itive Clipping.
If a p rim itive  ex tends ou tside of a v iew port i t  m u st be clipped a t the  
v iew port boundary  to  p reven t it in terfering  w ith  in fo rm ation  in adjacent 
v iew ports. A lgorithm s have been designed to  efficiently solve the  problem  of 
iden tify ing  the clipped coordinates of p rim itives th a t  s tra y  beyond th e  clipping 
rectangle. A line clipping algorithm  by D. Cohen and  I. S u therland  is 
d e s c r i b e d w h i c h  capitalises on the  fact th a t  clipping to  a rectangle only  
ever generates one visible line segm ent.
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The d isp lay  space is firs tly  partitioned  into nine areas by the  clipping 
boundaries, w hich, in th is  case are  the  edges of th e  v iew port. Each area is given 
a un ique identifier called  an outcode to  enable its  position to  be noted. F igure
1.4 show s the partitioned  disp lay  space together w ith  the  identifiers fo r each 
area. These identifiers are  in a b inary  form at since each of 1he constituen t bits 
are used to represent w hich side of the  clipping boudaries they  lie on. For 
exam ple, if an area is above the top  clipping boundary  it w ill have bit 3 set, and 
if it lies to the le ft of th e  le ft clipping boundary it w ill have bit 0 set. Sim ple 
logical operators m ay th ere fo re  be used to  assertain  w hich area is being tested  
by exam ining w hich bits o f the area identifier are set. The area in the cen tre  of 
figure 1.4 has a bit p a tte rn  of all zeros and  represents the  v iew port, w hich is th e  
on ly  area w here p rim itives w ill be visible.
The vertices of a vecto r to  be clipped are  tested to  estab lish  w hich of the  nine 
clipping regions they  lie in. If th ey  both have an identifier of zero then they  
m u st both be visible an d  th e  vecto r m ay be d raw n  w ith o u t clipping. If the  
logical AND of the  tw o  identifiers does no t give a zero resu lt then the vecto r 
m ust lie com plete ly  ou ts id e  the  clipping boundary  and  m ay be tr iv ia lly  
rejected. If th e  logical AND  is zero, then  one of the  vertices m ay be inside th e  
clipping boundary , o r th e  vector m ay c u t across the  v iew port, b u t have tw o  
invisib le vertices. In e ith e r  o f these cases th e  vector cannot be tr iv ia lly  accepted 
or rejected and m u st be clipped to  the  v iew port. C lipping is perform ed against 
one boundary  a t a tim e, and  th e  testing phase re-en tered . This te s t-th en -c lip  
process is continued  u n ti l  both vertices of the vector have an area identifier o f 
zero, a t w hich point the  vecto r m ay be d raw n .
Polygon clipping is an exlension of the line clipping a lgorithm  described 
above. Problem s arise if th e  polygon is convex, as show n in figure 1.5 because it
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may fragm ent, w ith  each new  polygon being joined by degenerate edges. The 
a lgorithm  by S u therland  and  Hodgeman! 10] is capable of dealing w ith  convex 
polygons. It is reen tran t, and  deals w ith  th e  vertices of the  polygon ra th e r than 
its edges. The flow chart, fo r th e  first phase of the algorithm  is show n in figure 
1.6. Except fo r the first vertex  w hich has no predecessor, the  algorithm  moves 
around  the  figure using the  cu rre n t and  previous vertices to  decide if the 
cu rren t vertex  m ay be tr iv ia ly  accepted o r rejected, or, if clipping m ust occur. 
Hence, a vertex m ay generate zero, one o r tw o new vertices. Tw o registers, 
nam ed S and  F in figure 1.6 are requ ired  by the a lgorithm . A flag is also 
required to  indicate w hether the cu rren t vertex  is the  first vertex  of the figure. 
W hen all the vertices have been processed by phase one, the  second phase is 
entered w hich w ill ensure th a t  the  clipped figure is closed co rrec tly . The flow 
chart fo r th is  phase is show n in figure 1.7.
The algorithm  could  clip  all the  vertices o f a figure against a single edge and  
store all th e  new vertices ready fo r clipping against th e  fo llow ing  edges, bu t 
th is  w ou ld  require unspecified am oun ts  of storage betw een each clipping stage. 
Since the vertices are a lw ay s  ordered  co rrec tly , a vertex  th a t is found  to  be on 
the visible side of one clipping edge m ay im m ediately  be passed on to  the 
subsequent clipping stages. Since the  algorithm  show n in figures 1.6 and  1.7 is 
recursive, it  m ay be re -en tered  w hen a vertex  is found  to  be visible, o r if  a new  
intersection is calcu la ted  by th e  p rev ious stage. The tw o  stages "ou tpu t I" and 
"o u tp u t S" of th e  a lgo rithm  are reen tran t calls, w ith  the  to ta l num ber of nested 
levels reflecting the  nu m b er of edges to  be clipped against. Each clipping edge is 
associated w ith  a p a rticu la r  level and  has its  ow n registers fo r S, F and the  first 
flag. Hence, vertices pass from  level to  level un til they  are e ither discarded, or, 
if they reach the low est level they are  o u tp u t as a valid  point com prising the 
clipped prim itive.
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1.6.2 Algorithms lor Scan Conversion.
The topic of scan conversion is concerned w ith  th e  generation o r sim ulation  of 
prim itives on a discrete su rface  by the  calculation of the  p arts  containing each 
prim itive. For exam ple, to  display a vector on a bit m apped d isp lay  w ill require 
all the  pixels lying u n d er the vector to be calcu la ted  and  modified. For 
exam ple, a sim ple algorithm  based on taking the floating point representations 
of dy  and dx of the  vector, and adding these successively to  its  s ta rtin g  point 
w ill y ield  the required pixel coordinates com prising the vector. T his m ethod is 
sa tisfac to ry , but slow  due to  the floating point m an ipu la tions required. The 
d iscrete n a tu re  of the  d isp lay  device should  enable an algorithm  based en tire ly  
on integer a rithm etic  to  be devised. One such a lgo rithm , by Brese.nkam[n], has 
been w idely  im plem ented fo r high perform ance sy stem s using dedicated 
hardw are. Digital D ifferential A nalysers(D D A )[l2 ] are  also used to  scan 
convert p rim itives. T hey are  capable of d raw ing  both s tra ig h t and  cu rved  lines 
and function  by operating upon the d ifferential equations of the  prim itives.
V ector system s and  pen p lo tte rs  are constrained  to  d isp lay  solid areas by 
hatching bu t ra s te r scan bit mapped system s p erm it solid  areas to  be scan 
converted  to  com plete ly  fill the required  area. T w o d ifferen t m ethods of scan 
converting solid areas have been developed. The first m ethod is called  boundary 
filling and involves scan converting th e  boundary  by one of th e  vector 
algorithm s. A point w ith in  the  boundary  m ust then  be identified, and  used as 
the seed point from  w hich filling m ay commence. The d a ta  held w ith in  the 
fram e sto re  is read, and  com pared w ith  th a t o f th e  boundary . If th e  boundary 
w as not found , 1hen th e  point is set w ith  the  requ ired  fill d a ta , o therw ise, the  
pixel point is increm ented to  the next scan line and  th e  algorithm  proceeds. The 
boundary  fill a lgorithm  m ay be im plem ented in h ardw are , but it does require
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some ex ternal processing to  calcu la te  the  in itia l seed position. The boundary fill 
is no t a general purpose area fill, since it  w ill no t resolve se lf intersecting 
polygons un less  m ultip le  boundary  fills are m ade using the  inside points of 
each of the degenerate polygons.
A second m ethod, not readily  im plem ented w ith  sim ple h ardw are  is capable 
of hand ling  se lf intersecting polygons in a single operation! 13]. The area to be 
filled is sp lit in to  scan lines, and  all the  pixels along th e  line w ith in  the  polygon 
are calcu la ted  sim ultaneously . I t is efficient because it takes advantage of the 
coherence of pixels along a scan line. The algorithm  m ay be im plem ented 
en tire ly  using integer arithm etic , b u t it can require large am ounts of 
tem porary  storage if com plex polygons, o r high resolution d isp lays are used.
C onsider area filling the polygon show n in figure 1.8. The first phase of the  
algorithm  involves th e  preparation  o f a Y bucket w hich contains a list of 
vectors com prising the  polygon, ordered  by the ir m axim um  Y coordinate value. 
Figure 1.9 show s the  Y bucket and  its associated d a ta  s tru c tu re s  b u ilt from  the 
polygon show n in figure 1.8. W hen the Y bucket has been in itia lized, the scan 
conversion can com mence, s ta rtin g  from  the  m axim um  scan line and 
decrem enting by one on each itera tion  o f the algorithm  u n til the  bottom  scan 
line is reached. For each itera tion , the  Y bucket is accessed and, if a vector has 
an end  poin t on th e  scan line it is tran sfe rred  from  the  Y bucket to  an active 
edge list. The vectors contained in th e  active edge list are used w ith  a vector 
scan conversion a lgorithm  to  calcu la te  the ir constitu en t pixels fo r each 
consecutive scan line. The edges, so calcu la ted  in the  active edge lis t are ordered 
by th e ir x values a f te r  each iteration  so th a t crossing vectors are handled  
properly . W hen re-ordering  has been done, the active edge list is scanned from  
m inim um  to  m axim um  x valued  edge, and  every  o ther line betw een these edges
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filled in. W hen th e  m inim um  scan line fo r a vector is reached, it is rem oved 
from  the  ac tive  edge list. F igure 1.10 illu s tra te s  how  the  active edge list is used 
to fill the  app rop ria te  pixels along a scan line.
1.7 G ra p h ic s  S y s te m s .
T his section investigates the  processing hardw are  of graphics system s. It 
show s how  these sy stem s have developed and w here optim izations in 1heir 
perform ance have been made. The d ifferen t requirem ents for vector and bit 
mapped ras te r scan sy stem s are exam ined to  indicate w hich m ethods should  be 
em ployed fo r  CAD w o rk sta tio n  system s.
1.7.1 Vector Scanning Systems.
The Sketchpad project m entioned above used an e lectrosta tica lly  deflected 
CRT or Scope as they  w ere also know n th a t had a ten bit per axis resolution 
and  a m axim um  spo t d isp lay  speed o f abou t 100000 per second. A ll the  spot 
locations w ere s to red  in th e  com puter m em ory, each spot being disp layed  by a 
single o u tp u t in s tru c tio n . The com puter w as responsible fo r the calculation of 
all th e  spo t locations on the d isp lay  screen as w ell as the in teraction and 
display list m anagem ent and the handling  of o the r in p u t/o u tp u t devices. 
S u th erlan d  estim ated  th a t  approxim ately  75% of the to tal processing tim e of 
the  Sketchpad system  w as taken  by th e  calculation of the  do t parts  of the 
p icture com position com ponents. S u th erlan d  proposed the use of a separate 
increm ental cu rv e  d raw in g  processor th a t required  on ly  the m inim um  of 
in fo rm ation  abou t a p ic tu re  prim itive. For exam ple, on ly  the endpoints of a line 
w ould  need to  be s to red  by the host com puter. This w ou ld  offload processing 
from  the host com pu ter and  reduce th e  num ber of in p u t/o u tp u t in struc tions 
pertaining to  th e  graphical com m unication.
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The vector scanning sy stem s availab le  today  have developed in th ree stages 
according to  S u th e rlan d ’s suggestion. Each stage m ay be identified by the  
fu n c tio n a lity  tha t w as availab le  from  its d isp lay  processors. In itia lly , devices 
took the ir in struc tions and  da ta  from  the host processor’s m em ory area and 
used these to generate the  x and  y deflection signals fo r the CRT. The host 
com puter could contro l th e  in struc tion  register of the  display processor, giving 
jum p  and sub rou tine  jum p in stru c tio n s  to su p p o rt segm ented disp lay  list 
s tru c tu re s . Subsequent v e d o r  d isp lay  processors exploited h ardw are  to provide 
m atrix  m ultip lication , clipping and vector generation, bu t the draw back  was 
th a t the screen requ ired  flicker free refreshing, hence, fast processing w as 
required  to  m axim ize th e  n um ber of s im u ltan io u sly  d isp layab le  p icture 
elem ents. Since the h a rd w are  w as arranged  to  provide m ulti-stage  processing of 
p ic tu re  elem ents, pipelining w as also used to  im prove perform ance. Today -  
m any graphics processors provide a refresh  buffer to  hold  the fu lly  
tran sfo rm ed  picture elem ents. These are then  passed to  the vector generator 
w hich can run unim peded by th e  restric tions associated w ith  transfo rm atio n s 
and  clipping. A double refresh  buffer is o ften  in sta lled , enabling one buffer to 
be used fo r p icture u p d a te  w h ils t the  o th e r is used fo r screen refresh  by the 
vector generator. Several o th e r im provem ents have been m ade to  these buffered 
vector devices but n everthe less  they  rem ain com plicated I/O  devices resu lting  
in non portable application program  developm ent.
1.7.2 B it M apped S y s te m s .
The advances described above have b rought about very  pow erfu l graphics 
system s, bu t they are also  very  expensive and require h ard w are  th a t occupies 
m any large circuit boards. These sy stem s are  very  specialised and  m ay never be 
used in low cost w o rk sta tio n  system s. The w ay in w hich de-centralised
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sim ulation  is used to  im prove perform ance is how ever im p o rtan t, and  has been 
applied by IC m anufac tu rers  w ho  have cap tu red  a general purpose m ark e t place 
w ith  low  cost devices for ra s te r scanning graphics applications.
To support these system s, 1C m anufac tu rers  have supplied  a device w hich is 
know n as a CRT C ontro ller. The pow er and  fun c tio n a lity  of the  CRT con tro lle r 
has im proved in a s im ilar m anner to  tha t of the m icroprocessor, so th a t today , 
m uch of the processing associated w ith  the  graphics system  m ay be offloaded 
from  the w orkstation  m icroprocessor.
R aster scan system s orig inally  used m any M edium  Scale In tegration(M SI) 
p arts  ju s t to  generate local and  disp lay  m onitor tim ing  signals. The earliest CRT 
con tro lle rs  reduced chip coun t by in tegrating  th e  tim ing con tro l functions  on to  
one device. They w ere generally  program m able to  a llow  flexible configuration 
of the  overall system . A very  popu lar exam ple is the  HD6845[14] w hich is s till 
in use today . This device provided  system  tim ings and  su ppo rted  both character 
orien ted  and bit mapped o u tp u t d isp lays.
A system  using one of these early  CRT con tro llers  e ith e r required  the  host 
m icrocom puter, or some o th e r specialised processor, to  hand le  all th e  update  
operations on the fram e buffer. If the  host m icroprocessor has the  task  of 
m anaging fram e buffer operations, then  system  perform ance w ill be degraded. 
Collisions betw een fram e buffer accesses fo r d raw ing  an d  accesses fo r d isp lay  
refresh fu r th e r  degrade perform ance. Bit slice e lem ents or a second 
m icroprocessor can be used to  offload graphic processing from  the  host 
com puter. The overheads associated w ith  th is  approach are  increased chip coun t 
and the tim e associated w ith  specialised hardw are  and  firm w are developm ent.
A new  generation of CRT con tro lle rs  has grown to m eet the  requ irem ent fo r
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graphics processing w ith  m inim um  overheads. One of th e  early  ’’intelligent" 
devices, th e  EFCIS EF9365[15] im plem ented th e  Bresham  scan conversion 
a lgo rithm  to  support sim ple vector draw ing . It also contained a character 
m em ory , allow ing  characters to be d raw n  d irec tly  in to  the  fram e store w ith  
lim ited  scaling and rotation mappings. The fram e sto re  w as separate from  the 
system  m em ory w hich gave the EF9365 to ta l control over the  a rb itra tio n  of 
d raw in g  and  refresh  m em ory cycles.
The fea tu res  that are typ ica lly  supported  by to d a y ’s CRT C o n tro lle rs  include 
logical x -y  addressing, high level prim itives, large fram e buffer addressing 
ranges and  the use of F irs t In F irs t O ut(F IFO ) registers betw een the host 
com pu ter and  the  CRT con tro lle r. Fram e sto re  addressing in th e  "Z" direction is 
also  supp o rted  to  cu t th e  overheads associated w ith  m u ltip le  plane and 
m u ltip le  co lour system s. Typical devices th a t have em erged since th e  EF9365 
are  the  NEC7220[16] w hich first in troduced  FIFO com m and and  d a ta  tran sfe r  
registers and  th e  H D 63484[l7] w hich em ployed x-y  addressing  of high level 
p rim itives and  "Z" direction addressing o f the  fram e store.
1.8 Graphics Packages and Standards.
E arly  graphics packages w ere necessarily targeted  a t a p a rtic u la r  com bination 
o f com pu ter an d  graphics d isp lay  processor. These packages w ere used by a 
sufficiently  large proportion  of the  com puter graphics com m un ity  to  become a 
d e-fac to  s tan d a rd . Regional de-fac to  s tan d ard s  also em erged, fo r exam ple, the 
G PG S[l8] from  N orw ay , G IN O -F[l9] from  England and  CORE[20] from  
A m erica. A lthough  any  one of these could have been acceptance as a s tan d a rd  
by th e  official bodies, it w as no t u n til 1983 th a t an in te rn a tio n a l s tan d a rd  fo r 
com pu ter graphics could  be agreed upon. This s tan d a rd  is called  the Graphical 
K ernel System (G K S)[2l]. 11 represents the  first s tan d a rd  fo r com puter graphics
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and has been the  re su lt o f m uch w o rk  from  an In terna tional group of graphics 
specialists w ho have used th e ir  experience w ith  m any of th e  earlie r de-facto  
s tan d a rd s  to achieve a specification fo r GKS th a t encom passes the ir best 
concepts and also p resen ts some new  ones. T he details  of GKS are given in 
chap ter 3
Since the acceptance of GKS as an in ternational s tan d ard , w ork  has not halted  
on stan d ard isa tio n  fo r com puter graphics and  both h ardw are  and so ftw are  
aspects have come u n d er scru tin isa tion  by the s tan d ard s  bodies. The efforts of 
these s ta n d a rd s  bodies are  m otiva ted  by the desire  to have a system  w hereby 
application p rogram m ers requiring  com puter graphics can address graphical 
devices in a v ir tu a l sense so th a t th e y  m ay expect the ir program s to  run  on a 
w ide varie ty  of h ard w are . T his p o rtab ility  of so ftw are  is an obvious advantage, 
w hich also brings w ith  it the p o rtab ility  of graphics program m ers who, once 
they  have m astered  th e  concepts o f a s tan d ard , m ay program  using th a t 
s tan d a rd  on a w ide varie ty  of m achines. W hen m oving to  a d ifferen t 
program m ing language env ironm en t, on ly  the  new  language binding to GKS 
m ust be learn t.
Since CAD application  program s requ ire  considerable graphical inpu t and 
o u tp u t, the  adoption  o f GKS as th e  graphics application in terface  fo r a general 
purpose CAD w o rk sta tio n  is th e re fo re  h igh ly  desirable.
1.9 Summary.
This chap ter has exam ined th e  evo lu tion  of com puter equipm ent fo r 
in teractive  use, h ighlighting  w here  th e  advances have been m ade th a t have 
enabled desk top m achines su itab le  fo r CAD to  be developed. The s tu d y  has 
revealed the  main h a rd w are  and  so ftw a re  com ponents th a t m ust be in legrated
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to  produce a m icroprocessor based w orksta tion . I t has also show n w here the 
potential bo ttlenecks m ay develop and  th e  so lu tio n s  th a t exist to  overcom e 
them .
The functional com ponents of a general purpose w orksta tion  are illu s tra ted  
in figure 1.11. This system  may be logically p a rtitio n ed  in to  th e  com ponents 
associated w ith  a general purpose com puting fac ility , and  those associated w ith  
its graphical fu n c tio n a lity . 7'his s tu d y  has tak en  an approach to  w orksta tion  
developm ent w hich is based on the in tegration o f  existing com puting system s 
w ith  custom  graphical hard w are  and so ftw are  com ponents to  com plete the 
necessary w orksta tion  env ironm en t for CAD.
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FIGURE 1.3 WINDOW TO VIEWPORT TRANSFORMATION FROM WORLD COORDINATES TO DEVICE COORDINATES
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FIGURE 1.11 FUNCTIONAL BLOCK DIAGRAM OF A SINGLE USER CAD WORKSTATION
C H A F fE R  2
AN EV A LU A TIO N  OF COM PUTER SY STEM S FOR W O RK STA TIO N  D EV ELO PM E N T
2.1 A M ic ro c o m p u te r  S y s te m  f o r  W o rk s ta t io n  In te g ra tio n .
C hapter one highlighted the need fo r processing pow er in graphics 
applications, p a rticu la rly  w hen th e  overheads associated w ith  device 
independent v ir tu a l graphics in p u t and  o u tp u t m ust be overcom e. C om puter 
aided design fo r scientific and  engineering applications place s tr in g en t 
requ irem ents on the w orksta tion  system  if it is to  perfo rm  sa tisfac to rily . O f 
p a rticu la r im portance is th e  response tim e of the  m achine to  u ser requests.
__Eaclorsdnfluencing_this param eter w ill be th e  speed and  pow er of th e  processor 
system , w ith  an em phasis on floating point m anipulations, and  th e  speed o f d a ta  
re trieva l from  secondary storage m edia w hich is w here th e  design d a ta  bases 
w ill ty p ica lly  be stored . T he w o rk sta tio n  processor m u st also be capable of 
d irec tly  addressing a large p rim ary  m em ory since CAD applications them selves 
are typ ica lly  very  large. If  a ll o f th e  program  and  d a ta  areas o f a CAD 
program  can be held  in m em ory  sim ultaneously , th en  the  slow  process of 
overlay ing  program  segm ents w ill be avoided.
The in terfaces supported  by a general purpose w o rk sta tio n  m u st, w here  
possible conform  to  accepted s tan d ard s . The user in terface w ill be defined by 
the  operating system  w hich sh o u ld  provide pow erfu l facilities to  su p p o rt th e  
underly in g  h ard w are  and also  perm it th e  easy in tegration  of new  h a rd w are  
system s such as those fo r graphics and  netw orking . The p o rtab ility  of 
applications and  users to a w o rk sta tio n  is therefore very  dependent upon th e  
choice of operating system . T he program m ers in terface  to  th e  graphical
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h ard w are  of the  w orksta tion  shou ld  be independent of th a t hardw are. The 
G raphical K ernel System  in troduced  in chapter 1 sh o u ld  there fo re  be used to  
provide th is  v ir tu a l graphics interface. The com pilers availab le  on the 
w o rksta tion  shou ld  support popu lar scientific program m ing languages such as 
FORTRAN 77 and  "C"[22] to  fu r th e r  enhance the  user in terface  and ensure 
p o rtab ility .
The choice of a com puter system  for a graphics w o rksta tion  is therefore 
influenced by all o f these factors. This chapter describes the  configuration of 
h ard w are  com ponents, operating system  featu res and  program m ing languages 
th a t w ere evalua ted  as p art of the  specification and  developm ent of the 
env ironm en t from  w hich a device independent graphics w o rk sta tio n  could be 
constructed . The com puter sy stem s should  therefo re  be capable of extension to  
in teractive  w orksta tion  fu n c tio n a lity  and be able to  support the  developm ent 
and  testing  of th e  add itional h a rd w are  and so ftw are  com ponents to  achieve th is 
fu n c tio n a lity .
T he m icroprocessor system  chosen fo r the  task  of supporting  the  proposed 
w o rksta tion  developm ent w as based on the  M otorola M C68000 fam ily  of 
devices[23]. The M C68000 is a 16/32 bit m icroprocessor w hich has already been 
proven capable o f supporting  pow erfu l operating system s[24,25]. Its  
perform ance had also been proven in sim ulation  stud ies  of pow er system s[24]. 
The com puter sy stem s th a t had  been developed fo r these s tu d ies  provided the  
s ta rtin g  point from  w hich to  develop the hardw are  and  so ftw are  th a t w ou ld  
p rovide w o rksta tion  fu n c tio n a lity .
2.2 An overview of the Motorola MC68000.
The M C68000, became w idely  available in 1980 and  w as the first
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m icroprocessor to  p rov ided  a tru e  32 b it in ternal arch itec tu re  fo r its address 
an d  d a ta  pa th s. I t  has 8 d a ta  and  8 address registers w ith  one of the address 
registers being designated  as th e  active stack pointer. P ow erfu l orthogonal 
addressing  m odes perm it com pilers to generate com pact and efficient m achine 
code. The in stru c tio n  se t sup p o rts  a rithm etic  operations to  8, 16 and 32 bit 
accuracy . B inary  Coded Decim al(BCD) and bit level operators are also 
available. E x te rn a lly , 24 address lines and  16 data  lines are com plem ented by 
o the r con tro l signals to  give a 16M byte addressing range w ith  m em ory fetches 
on byte , w o rd  o r long w o rd  boundaries. M em ory cycles are asynchronous, w ith  
hand  shak ing  co n tro lled  by a single bi-directional D ata T ransfer 
A CK now lege(D TA C K ) signal. F igure 2.1 show s m em ory read and  w rite  cycles 
and  th e  use o f the  upper and  low er da ta  strobe signals in by te  and  w ord  access 
cycles. C o m patib ility  w ith  th e  earlier M C6800 m icroprocessor devices is 
m ain tained  by th e  provision  of signals to  control synchronous bus cycles.
Program s on th e  M C 68000 ru n  in e ith er superv isor mode, o r user mode. 
G enerally  sy stem s code w ill operate  in superv isor mode and  the  stack  po in ter 
w ill be th e  sup erv iso r s tack  po in ter. A pplications program s w ill ru n  in user 
m ode w ith  th e  u ser s tack  po in ter. T his d istinction  is m ade to  afford protection 
to  sy stem s program s by restric tin g  the  instruc tion  set th a t is availab le to  
program s ru n n in g  in u se r m ode. Signals are produced by the  M C68000 to  
ind icate  su p erv iso r p rogram  an d  d a ta  accesses and  user program  and  d a ta  
m em ory cycles.
The in te r ru p t s tru c tu re  o f th e  M C68000 provides seven m askable levels and  
one non m askab le level o f in te r ru p t. V ectored in te rrup ting  is im plem ented such  
th a t th e  in te rru p tin g  device m u s t supp ly  an eight bit identifier to  th e  M C68000 
d u rin g  its  in te r ru p t acknow ledge cycle. M ultip le  in te rru p tin g  devices on a
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single level m ay be achieved by daisy  chaining the  processor’s in te rru p t 
acknow ledge signal, th is  m ethod being used  on both th e  m u lti-b o a rd  and  single 
board com puter system s. A bus a rb itra tio n  protocol is defined fo r the 
M C68000 to  perm it o the r bus m asters such  as D irect M em ory Access(DM A) 
con tro llers  to  d riv e  the  system  bus. An im proved version of the M C68000, the 
M C68010 w hich  w as released in 1982 prov ided  ex tra  in s tru c tio n s  and hard w are  
featu res to  su p p o rt v ir tu a l m e m o ry /v irtu a l m achine system s.
O ther devices designed to  suppo rt the  M C68000 include the  HD68450 DMA 
controller[26], the  MC68451 M em ory M anagem ent U nit(M M U )[27], the 
M C68230 P aralle l In terface and  T im er(PIT )[28] and  th e  MC68681 Dual 
U niversal A synchronous Receiver T ransm itter(D U A R T )[29].
2 3  The MC68000 Based Computer System .
The M C68000 com puter system  w as o rig inally  based on a m u lti-b o a rd  design, 
using a s lo tted  backplane. D uring th e  course of th is  w o rk  a Single Board 
Com puter(SB C ) im plem entation  of th e  system  w as designed by Dale[30]. A 
high speed com m unications link  suppo rted  m ulti-p rocesso r applications on th e  
m u lti-b o a rd  com pu ter sy stem , w h ile  th e  SBC sy stem  used th e  original 
backplane as its  com m unication m edium  in a s im ilar m anner to  th a t of m u lti­
processor V M E [3l] sy stem s. The SBC also  m ain tained  com patib ility  w ith  
peripheral cards th a t  had  been designed fo r  th e  m u lti-b o a rd  system .
W ith  th is  in m ind a m ulti-p rocesso r w o rk sta tio n  sy stem  w as proposed to  
exploit th e  concurrency  th a t  exists betw een the  GKS graphics processing ta sk  
and the application ta sk . A tig h tly  coupled m ulti-p rocesso r a rch itec tu re  had  
been used to  solve th e  afo rem entioned  pow er system  an d  flight s im ulation  
stud ies and  th u s  p rovided  a possible base on w hich to  develop graphics
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h ard w are  and  so ftw are . Loosely coupled arch itec tu res w ere also  evaluated  to 
decide if th e ir  use cou ld  enhance w o rk sta tio n  perform ance.
T he backplane designed fo r use w ith  the m u lti-b o a rd  M C68000 system  
closely resem bled th e  bus s tru c tu re  of th is  microprocessor, hence peripherals 
designed to  su p p o rt the  M C68000 an d  its  bus s tru c tu re  w ere m ost su ited  for 
use w ith  th is  sy stem . Since its inception, th e  m u lti-board  M C68000 system  had 
been the  test bed fo r  m any  add-on peripheral cards provid ing  such functions as 
m em ory expansion, W inchester disc interface, general purpose in p u t/o u tp u t, 
netw ork ing , graphics and  serial in p u t/o u tp u t. D ocum entation fo r these cards 
m ay be found  elsew here[24].
The SBC w as designed to  be com patib le w ith  earlie r peripheral cards and  
hence the  existing backplane, w h ils t a lso  providing th e  necessary a rb itra tio n  to  
perm it several single board  com puters to  share a single backplane. The facilities 
p rovided  by the  SBC w ere chosen from  a subset o f th e  m u lti-b o a rd  system  
w ith  th e  aim of giving a s ta n d  alone replacem ent fo r th is  earlier design. The 
single board com pu ter prov ides the  fo llow ing  facilities
1) M C68000 o r M C68010 m icroprocessor, up  to  12.5 Mhz.
2) 1 M byte D ynam ic RAM.
3) HD68450 DMA con tro lle r,
4 ) T w o M C68451 M M U.
5 ) P aralle l in te rface  an d  tim er w ith  SASI in terface.
6 ) F loppy disc in terface.
7) D ual RS232 serial channels.
The single board com pu ter is a ttra c tiv e  fo r use in w orksta tion  applications 
fo r several reasons. F irs tly , its size to  func tio n a lity  ra tio  m eans th a t th e
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addition  of a ne tw o rk in g  system  and some form  of graphical hard w are  w ill 
p rov ide a m inim um  w o rk sta tio n  configuration. The re la tive ly  sm all size of th is  
system  perm its  a desk  top  m achine to  be considered. The tig h t coupling of 
m icroprocessor to m em ory and  peripherals a llow s a 12.5MHz M C68000 part to 
be used fo r best speed perform ance. The single board system  w as adopted fo r 
use in th is  project fo r these reasons. Figure 2.2 show s a photograph of the  SBC 
system . T he corresponding c ircu it d iagram s are show n in figure 2.3 and 2.4.
2.4 Operating Systems.
The w ork  presented in th is  d isserta tion  m ay be logically partitioned  in to  tw o  
sections. The first section represents the  w ork th a t w as conducted under the 
TRIPOS operating  sy stem , w h ile  the  second section, w hich cu lm inated  in the  
com pletion of an operational w orksta tion  was conducted u n d er th e  UNIX 
operating sy stem . T he m ove from  TRIPOS to  UNIX w as m ade as the  
requ irem en ts  fo r th e  system  changed. The follow ing sections are  included  to  
provide an  overv iew  o f these tw o  operating system s in preparation  fo r th e  
m ateria l contained  in th e  fo llow ing  chapters.
2.4.1 The TRIPOS Operating System.
TRIPOS[32] o rig inated  from  C am bridge U niversity  in the  m id seventies w hen 
th e  av a ilab ility  o f m ini and  m icrocom puters w ith  u n res tric tiv e  am oun ts of 
m em ory crea ted  th e  desire  fo r  po rtab le  single user operating system s. Tripos 
w as designed as a single user sy stem , b u t its  m u lti-task ing  fu n c tio n a lity  can be 
used  to  su p p o rt several sim ultaneous users. H owever, no m em ory m anagem ent 
is im plem ented  to  p ro tec t th e  operating  system  da ta  s tru c tu re s  from  corruption  
by th e  actions of a rogue user ta sk . The TRIPOS kernel ru n s  in superv iso r mode 
and  ta sk s  ru n  in user mode, therefo re , the  kernel can a t least p reven t user tasks
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from  executing th e  M C68000 priv ileged instruc tions. The sm all size and 
re la tiv e  sim plic ity  of T ripos m akes i t  w e ll su ited  to  dedicated or personal 
com puter applications.
P o rtab ility  of operating sy stem s w as an im portan t issue when TRIPOS was 
construc ted  and  to  m ain tain  th is  philosophy, the  system s program m ing 
language, BCPL[33], w as used to  program  the  bu lk  of the TRIPOS operating 
system  u tilities. The TRIPOS kernel itse lf is w ritten  in m achine code, as are the 
physical device d rivers . T his s tru c tu re  m akes TRIPOS readily  portable.
TRIPOS is a m u lti- ta sk in g  system , consisting in its  m inim al form  of a 
C om m and Line In te rp re te r(C L I) ta sk , a debugging task , a console hand ler task 
and  a filing system  task . A u se r in terac ts  w ith  the TRIPOS system  th rough the 
com m and line in te rp re te r  w hich  can in itia te  the runn ing  of system  u tilities  and 
user program s. A program  is ru n  as a co-routine[34] to  the  CLI, w hich means 
th a t  it shares th e  BCPL G lobal vecto r o f the  CLI. T herefore, the  program  need 
no t be linked  to  th e  s ta n d a rd  I/O  lib ra ry  of functions as these are all available 
by reference to  item s w ith in  th e  global vector. T his is also th e  case fo r the 
kernel p rim itives w hich  are  also  accessed by reference from  the  Global Vector. 
Ind iv idual co-rou tines do, how ever have, the ir ow n stack.
The console h an d le r is responsible fo r coordinating te rm inal inp u t and  
o u tp u t. A typeahead  buffer is im plem ented  together w ith  com m and line editing. 
V arious escape sequences can be given to  the  console h an d le r to  redirect its  
logical in p u t and  o u tp u t to  an y  ta sk  th a t is capable of in teracting  w ith  the  
operator. By d e fa u lt, the  console h an d le r is logically connected to  the  CLI task , 
so th a t all te rm in a l in p u t is ro u ted  to  the  CLI and a ll o u tp u t generated by the  
CLI w ill appear on the  te rm in a l. A no ther task  capable of supporting  term inal 
I/O , and hence connection to  th e  console hand ler is the  debug task .
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The filing system  ta sk  is responsible fo r m anaging secondary storage by 
im posing a su itab le  d a ta  s tru c tu re  on devices such  as W inchester discs and  
floppy discs. The file s tru c tu re  prov ides a h ierachy of d irectories w hich m ay 
contain  a m ix tu re  o f files and  low er level d irectories. The s tru c tu re  is th a t of a 
tree w ith  the  root d irec to ry  a t the  top. The root d irec to ry  a lw ay s  resides a t 
some fixed position on th e  disc a llow ing  any  file o r sub  d irec to ry  to  be traced  
from  it. The file specification is th a t of the pa th  from  the root w hich is 
designated by a colon fo llow ed  by the  nam es com prising the  path . Each nam e is 
separated  by a fu ll  stop. A d riv e  nam e m ay proceed the  colon if there are 
several m ounted  devices in use. To avoid  w aste fu l typ ing  of large pathnam es, 
th e  concept of a c u rre n t w ork ing  d irec to ry  is used, allow ing files in the cu rren t 
d irec to ry  to  be accessed sim p ly  by using th e ir nam es. W hen a disc is m ounted  
fo r reading and w ritin g , a low  p rio rity  ta sk , called  the re s ta r t ta sk , is created  
w hich checks the  consistency  o f th e  disc and  sets the tim e and  date  to  th a t 
fo u n d  on the  m ost recen tly  crea ted  o r modified file.
The debug ta sk  p rov ides a m eans o f m onitoring or m odify ing  th e  program  
and d a ta  areas o f th e  ru n  tim e kernel, th e  device d rivers , and  th e  resident tasks. 
It can ru n  in tw o  m odes, e ith e r as a TRIPOS ta sk  or in a s tan d  alone mode 
w here system  in te r ru p ts  are  tu rn e d  off and  debug com m unicates w ith  the  user 
te rm in a l d irec tly . T he la te r  m ode is en tered  a f te r  an exception occurs o r a 
TRAP in s tru c tio n  is executed. The TRIPOS rou tine  abo rt causes a TRAP 
in struc tion  to  be executed and  is used to  signal an unexpected even t from  w hich 
debug m ay be used  to  clear up  o r exam ine th e  cause.
TRIPOS ta sk s  have a llocated  to  them  a p rio rity  w hich is used by the  
schedu ler w hen  th e  c u rre n tly  runn ing  task  h a lts  and an o th er ta sk  m ust be 
s ta rted . The task  w ith  th e  h ighest p rio rity  th a t is then able to  be ru n  w ill be
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s ta r te d , bu t, if no task  is availab le then  the  idle task , w hich is a lw ay s  
guaran teed  to  be ready  to  ru n , w ill s ta r t .  H alted ta sk s  m ay sim ply  be w aiting  
fo r som ething to  happen o r m ay have been in te rru p ted  and  are w aiting to  be 
resum ed.
T he on ly  fixed TRIPOS d a ta  s tru c tu re  th a t has a fixed position in m em ory is 
th e  root node, show n in figure 2.5. A ll o ther TRIPOS d a ta  s tru c tu re s  can be 
reached from  the root node by fo llow ing  the  correct chain of pointers. T asks 
are  m anaged by TRIPOS th rough  the  use of a task  tab le w hich has an en try  for 
each ta sk  th a t points to  a per task  d a ta  s tru c tu re , called  a Task C ontro l 
Block(TCB). The TCB contains in form ation  about the  p rio rity , s ta te  and  
location of program  segm ents associated w ith  the tasks. A pa th  th rough  the  root 
node also  accesses th e  device tab le  w hich  is a tab le  of poin ters to  in form ation  
abou t the  cu rre n tly  loaded logical devices in th e  system . Devices m ay be 
d y n am ica lly  loaded if  th e ir  use is no t requ ired  on a perm anent basis.
A logical TRIPOS device consists o f tw o  parts, th e  Device C on tro l Block(DCB) 
and  the  actual d riv e r  code body, both  o f w hich are  w ritte n  in m achine code. 
F igure 2.6 illu s tra te s  how  th e  device tab le  is chained to  the  device DCB w hich is 
then  used to  access th e  d riv e r  routines. There are  no back poin ters from  th e  
d r iv e r  code section so several physical devices m ay share th e  sam e d riv e r code. 
H ow ever, a separate DCB m u st be allocated  to  each physical device since th e  
DCB m u st m aintain  its  ow n p riv a te  w ork  queue fo r each device.
A device d riv e r  con tains five m achine code subrou tines th a t  can be called  
from  outside, these being, In it, U n in it, S ta rt, Stop and  In t. In it is called w hen  
th e  device is created, its  func tion  being to  se t up  th e  call addresses of the S ta r t 
Stop and  In t rou tines in th e  DCB and  to  provide any necessary action on th e  
physical device. U nin it is called w hen the  device is to  be deleted  and, in m ost
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instances, w ill do  no th ing . S ta rt and  Stop are used, respectively, to  in itia te  or 
cancel an y  w o rk  th a t  has been sen t to  the d river. F ina lly , th e  In t rou tine 
p rov ides a response to  an in te rru p t from  the physical device to  indicate 
com pletion o r fa ilu re  of the  cu rren t action. For the M C68000 im plem entation 
of TRIPOS, w h ere  vecto red  in te rru p ts  are available, the vector is set to  jum p to 
a location w ith in  th e  DCB fo r th e  particu la r device w hich then  contains a jum p 
to  th e  in te r ru p t ro u tin e  in the  d riv er. This chain of even ts is show n in figure 
2.7.
In Tripos, th e  m echanism  of com m unication between ta sk s  and  devices is 
iden tical, being based on a packet passing protocol con tro lled  by the  kernel 
p rim itiv es  Q p k t and  T askw ait[35]. The messages are in the  form  of a vector fo r 
w hich  tw o  locations have a predefined meaning. One of these is used to  iden tify  
the  ta sk  o r d r iv e r  to  w hich  th e  packet is to  be sent, the o th e r is a flag to  indicate 
its  usage, being in itia lly  se t to  indicate th a t it is no t in use. T asks are  identified 
by positive in tegers an d  devices by negative integers, w ith  th e  exception of -1 
w hich  is a lw a y s  used  fo r  th e  system  clock. The Q p k t-T ask w ait m ethod of 
com m unication  is v e ry  efficient since th e  single address fea tu re  o f TRIPOS 
a llo w s packets to  be passed by reference.
A m u lti-p ro cesso r extension has been added to  TRIPOS to  enable tasks on 
d ifferen t processors to  com m unicate w ith  each o ther using th e  Q p k t-T ask w ait 
p rim itives. T he SBC is used to  su p p o rt th is m u lti-task ing , m ultiprocessor 
operating  sy stem , an d  th e re fo re  it could  be used to im plem ent a tig h tly  coupled 
m u lti-p rocesso r w o rk sta tio n .
2.4.2 The BCPL Programming Language.
BCPL is th e  TRIPOS system  language. Its  run tim e env ironm ent com prises a
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stack and  a vec to r fo r  global variab les. I t is a low  level block s tru c tu red  
language. I t  is a ty p e less  language w ith  fixed length  storage cells, leaving the 
task  o f d a ta  ab strac tio n  and  hence th e  in terp reta tion  of variab les use up  to  the 
program m er. Since th e  user is free to  a ttach  his ow n abstrac t ty p e  definition to 
any variab le , care is needed to  avoid  coding nonsensical operations such as 
adding a b it p a tte rn  represen ting  a floating poin t num ber to  a fixed point 
integer. W ith  ca re fu l use th is  fe a tu re  can be put to  good advantage by allow ing 
dynam ic da ta  ty p in g  w ith in  d a ta  s tru c tu re s  such as vectors, and  matrices. A 
rich set of conditional con tro l fu n c tio n s  are provided to enhance readability  and 
elim inate  th e  need fo r th e  use o f GOTO sta tem en ts. M em ory indirection is 
supported  by th e  prov ision  of o pera to rs  th a t can in te rp re t and  m anipulate  the 
addresses o f objects. BCPL is v e ry  su itab le  fo r testing and  program m ing 
custom ised h a rd w are  since v a lu es  m ay be assigned to  m achine addresses 
d irec tly  from  th e  p rogram m ing  language. U nlike languages such as FORTRAN, 
BCPL does no t have  a se t o f in p u t an d  o u tp u t functions defined as p art of the 
language sy n tax , b u t in s tead , a ru n  tim e lib rary  of procedures and  functions 
provide th is  fa c ility  toge ther w ith  m ost of th e  s tan d ard  m athem atical 
functions. T ripos is la rge ly  w ritte n  in BCPL and  hence a ll the  system  
com m ands are  d ire c tly  accessible from  th e  language, enabling pow erfu l and  
efficient applications to  be w r itte n . These functions are again accessed via the  
s ta n d a rd  BCPL lib ra ry .
2.4.3 The Unix Operating System .
The U nix operating  system [36] is a tru e  m u lti-u ser, m u lti-task in g  operating 
system  b u ilt on th e  ph ilosophy  o f prov id ing  a com prehensive, y e t non complex 
set of fu n c tio n s  fo r  th e  user. A ru le  of one good u ti l i ty  to  fu lfil a requirem ent 
ra th e r th an  m any  w ith  overlapp ing  fu n c tio n a lity  has led to  the clean
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appearance of U nix.
UNIX consists o f tw o  m ajour com ponents, the operating  system  proper (the  
kern e l) and  th e  applications so ftw a re  th a t it supports. The first 
im plem entations of the  UNIX kernel w ere to ta lly  w ritten  in machine code, but 
la te r a large p roportion  w as re -w ritten  using a descendent of the  BCPL 
program m ing language, called  "C". T oday the  UNIX kernel com prises around 
ten th ousand  lines o f "C" source code and  one thou san d  lines of assem bly code. 
The " C  run  tim e env irom en t is very  sim ple, requiring  on ly  a stack. UNIX is 
there fo re  h ighly  portab le  and  th is fac t is em phasised by the  num ber of 
m ainfram e, mini and  m icrocom puter system s th a t now  run  UNIX. The 
assem bly code th a t  rem ains in th e  kernel is necessary to  im plem ent fea tu res not 
availab le in C and  also  to  m ake tim e critica l functions m ore efficient.
The UNIX kernel is a tool w hich m ay be used to  configure a system  fo r a 
given need. A good exam ple o f th is  is a com m and language in te rp re te r called th e  
shell[37]. T he kernel in terface  consists o f tw o  m ain fu n c tio n a l com ponents, the 
filesystem  and  th e  process con tro l in terface. A very  w ide range of u tilitie s  have 
been bu ilt on top  off th is  in terface  to  aid  the  applications program m er. These 
include com pilers, assem blers and  source code m anagem ent schemes. Hence, the 
UNIX en v iro n m en t w o u ld  be a very  su itab le  p la tfo rm  on w hich to  develop a 
w o rksta tion  th a t  w o u ld  su p p o rt th e  developm ent of CAD applications.
The filesystem  m aps on to  th e  u n d erly in g  com puters peripheral hardw are. 
This I/O  in terface  is un ique in its  technique of dealing w ith  the  large and  varied 
peripherals th a t  m ay be a ttach ed  to  a com puter sy stem . The I/O  in terface 
insu la tes  th e  user from  differences betw een com puter peripherals. A ll physical 
devices, including  disks, te rm in a ls  and  m em ory are p a rt o f the  file system  and  
a ll I/O  calls to  them  go th rough  the  file system  via a se t o f system  calls. The
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I/O  calls  are  open, close, read, w rite  and  seek. T h is in terface a llo w s an 
application to  be un aw are  of the  physical device it  is com m unicating w ith , 
hence freeing it from  im plem enting com plex device specific functions. UNIX 
applications are there fo re  machine independent and  hence p o rtab ility  is 
m aintained.
The process con tro l in terface gives control of th e  m ultip rogram m ing  
env irom en t and sup p o rts  tim e sharing applications. T his in terface governs the 
creation, term ination  and com m unication of user processes. In add ition , it 
provides dynam ic allocation of resources such as m em ory to  runn ing  processes. 
The kernel does not contain  any  unnecessary or over com plex functions  so it 
p lays very  li ttle  p a rt in the  o u tw ard  appearance of th e  applications env irom en t 
and  does no t su p p o rt an y  real-tim e con tro l fea tu res, such  as user assignable 
program  priorities. The process contro l in terface a llow s th e  o u tw a rd  appearance 
of the operating sy stem  to  be governed by a set of specialised user program s.
An application program  can request services from  th e  operating sy stem  by 
w ay  of system  calls. These calls  execute a p a rt of the  operating  sy stem  code and  
then pass th e  re su lts  back to th e  application. Hence, an application ru n s  both 
user code and  system  code and  fo rm s p a rt o f an execution env irom en t called  a 
process. Each UNIX process m ay  be regarded as a v ir tu a l m achine w hich  can 
su p p o rt both user application program s and  sub rou tines w hich  can be called  to  
obtain  I/O  and  process con tro l services. If  a kernel su b ro u tin e  is executing, th e  
system  is said to  be ru n n in g  in system  o r superv iso r mode, and  if a user 
sub rou tine  is executing, then  the  m achine is in user mode. In th e  UNIX 
realisation of the  process v ir tu a l m achine, the  system  m ode m aps on to  a re­
e n tra n t invocation of the  UNIX kernel and the  user mode m aps on to  an 
invocation o f the users program  image. The UNIX system  m ain ta ins a track  of
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the  read o n ly  te x t segm ents th a t a re  associated w ith  each process in a tex t table 
w hich  con tains en trie s  fo r th e  segm ents position in p rim ary  and  secondary 
m em ory and  a use co u n t o f the segm ent th a t is loaded. T h is la tte r  param eter is 
used to  a llow  code sharing betw een processes. W hen the use count for a 
segm ent is zero, its  tab le  en tries an d  p rim ary  and  secondary m em ory allocation 
are freed. The stack  o f a user d a ta  segm ent has a boundary  th a t is increased 
au to m atica lly  w hen a page fa u lt  occurs. The o the r da ta  area m ay be increased 
by explicit system  calls.
Each user process has a fixed size system  d a ta  segm ent associated w ith  it. 
This da ta  segm ent ho lds all the  in form ation  required  by the system  when a 
process is active, such  as the  saved  processor registers, open file descriptors, 
accounting in fo rm atio n , a scratch  d a ta  area and the  stack  th a t is to  be used fo r 
th e  system  phase o f th e  process. T his d a ta  segm ent is not addressable from  the  
u ser process and  is hence pro tected .
W hen a process is n o t active th e  sy stem  uses an e n try  in the process control 
tab le  to  d e term ine  such  param eters  as the  process nam e, th e  location of 
segm ents associated w ith  th e  process, and  scheduling in fo rm ation  th a t  m ay be 
used to  de term ine w hen  th e  process w ill be re-s ta rted . The process tab le  en try  
is a llocated  w hen the  process is created  and  freed w hen it  te rm inates.
New processes are  generated  by th e  Fork  system  function , w hich generates an 
identical process re fe rred  to  as th e  ch ild  of th e  original p aren t process. 
Identifiers are re tu rn e d  to  th e  p aren t and  the ch ild  so th a t they  m ay ascertain  
th e ir re la tionsh ip  to  each o ther. T he ch ild  inherits  its  paren ts  env ironm ent, 
resu lting  in the  sharing  of open files and  o ther system  resources. A p aren t 
process m ay w ait fo r  its  ch ild ren  to  d ie before recom m encing. A process m ay be 
m ade to  ru n  a d ifferen t program  by overlay ing  itse lf w ith  the  te x t and  d a ta
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segm ents of th a t  program  by using  the  Exec system  call w hich m ain tains the 
env ironm en t a f te r  th e  ca ll, hence leaving open files fo r th e  new  program .
The shell program  uses the Fork and  Exec m echanism  to run  com m ands 
issued by the  user. F irs tly , Fork  is used to  produce tw o  processes. The child 
process then calls  Exec to  overlay  itse lf w ith  the  requ ired  program . The parent 
process is then m ade to  w a it u n til the  ch ild  dies, con tro l then  being passed back 
to  th e  shell.
To enable m any processes to  ru n  sim ultaneously , w hich  m ay require more 
p rim ary  m em ory th a n  is availab le , a technique of sw apping is em ployed to 
move the m ajor d a ta  segm ents o f a process betw een p rim ary  and  secondary 
m em oryC usually a disc device). A system  process called  th e  sw ap  process w ill 
m ove the d a ta  segm ents o f a process in p rim ary  m em ory on to  secondary 
m em ory if ano ther process is w a itin g  to  be sw apped in, o r if the  process grow s 
and  there is no f  ree p rim a ry  m em ory  to  allocate to  it.
Since all physical devices are  m apped in to  the  file sy stem  by use o f special 
devices, d riv ers  m u st be w r itte n  to  suppo rt the  I/O  system  calls fo r each 
required  device. T here are  tw o  classes of device, know n as block and  character 
w hich support block o rien ted  tra n s fe rs  o f data  typical in disc o r tape tran sfe rs  
and  random  length  d a ta  tra n s fe rs  such  as te rm inal I/O . Block and  character 
devices are also re fe rred  to  as s tru c tu re d  and  u n s tru c tu re d  devices respectively. 
Devices of both classes are  nam ed by a m a jo r and  m inor device num ber, w ith  
th e  m ajo r device n u m b er selecting  w hich  d riv e r  is to  be used and  the  m inor 
num ber is passed to  th e  d r iv e r  to  select a su b  device such as one particu la r disc 
d riv e  th a t m ay be connected to  a con tro lle r.
The use of th e  a rray  o f e n try  po in ts (configuration tab le) as the  on ly  link
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betw een th e  system  code and  th e  device d riv e rs  is very  im p o rtan t and  ailow s 
sy stem s to  be easily  configured and  new  device d riv e rs  to  be added. The 
configuration tab le  is u su a lly  crea ted  au to m atica lly  by a program  th a t reads the 
system  p a rts  list. M ajour device num bers fo r character and  block devices index 
separate tab les and  so m ay overlap  if required.
The device d riv e r  m ay sup p ly  a subse t o r a ll o f the  fo llow ing system  calls 
open, create, read, w rite , close and  ioctl fo r a p a rticu la r device.
C harac ter d riv e rs  w ill be considered here as th ey  are pertin en t to  m aterial 
contained in fo llow ing  chap ters. T he open rou tine  is called each tim e the  file is 
opened w ith  the  fu ll  device n u m b er as a rgum en t. T he second argum ent is a flag 
w hich is non zero if th e  file is to  be w ritte n  to. T he close rou tine  is called on ly  
w hen all processes th a t  have access to  the  file have requested a close action. The 
first a rg u m en t is th e  device num ber, the  second is non zero if the  final closing 
process opened th e  file fo r  w ritin g . The w rite  rou tine  is passed the  d riv e r  
num ber as argum ent, an d  uses param eters  from  th e  per-user d a ta  area called 
u .u _ c o u n t, a coun t o f th e  n u m b er of by tes to  tra n s fe r  to  th e  device and  
u .u _ b ase  w hich is a po in ter to  th e  d a ta  area to  be passed to  th e  physical device. 
V arious system  calls are  p rov ided  to  pass d a ta  from  the  users d a ta  area to  th e  
device o r to  some in te rn a l kerne l buffer. T he read  rou tine  is s im ilar to  w rite  
and  d a ta  is passed to  th e  users  d a ta  area as specified by u.u__base.
In te rru p ts- tim e  rou tines a re  en tered  w hen  the  device signals an in te rru p t. 
A fte r  the  in te rru p t has been processed, a re tu rn  from  the  in te rru p t h an d le r 
w ill re tu rn  from  th e  in te r ru p t itse lf. T he sleep -w ake-up  m echanism  w ill a llo w  
o the r processes to  ru n  w h ils t th e  h an d le r is w aiting  fo r an even t. I t is actioned 
by the  calls  Sleep w ith  a rg u m en ts  even t and  p rio rity , and the  call W akeup, 
w ith  even t as its  a rgum en t. T here are  also functions  to  set th e  in te r ru p t
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p rio rity  m ask to  p rev en t u n w an ted  in te rru p ts  arri ving a t criticaJ m om ents. 
2.4.4 T h e  C P ro g ra m m in g  L anguage.
The C program m ing language is the sy stem s p rogram m ing  language fo r UNIX 
and  hence prov ides the  sam e p o w erfu l link  to  th e  operating  system  facilities as 
BCPL does fo r TRIPOS. U nlike TRIPOS, device d r iv e rs  are  also w ritte n  in C 
u n d er UNIX. M any of the  fea tu res o f C are m o delled  on BCPL, b u t it is not 
sy n tac tica lly  s im ila r to  it. The C run  tim e environim ent is very  sim ple requiring 
o n ly  a stack . C is a typed  language providing th e  base types of characters, 
several sizes of in tegers and  floating point typ)es. A higher level of data 
abstrac tion  is p rov ided  by th e  add ition  of aggregate ty p es  know n as s tru c tu re s. 
T yping  is no t as s tr ic t  as in languages such as PA SCA L, b u t w here checking is 
required , an add itional u ti l i ty  called  LIN T m ay be used to  report inconsistances 
in th e  C source code. M em ory indirection  is su p p o rte d  th rough  the  use of 
po in ters an d  opera to rs  on add ress types, b u t because user processes ru n  in a 
v ir tu a l ra th e r  th a n  th e  physical address space o f the  m achine, physical 
addresses m ay no t be read ily  addressed  in the  sam«e m anner as BCPL. A lib rary  
of u tilitie s  is supp lied  fo r  in p u t and  o u tp u t of c h a ra c te r  o rien ted  d a ta  from  
user processes.
Devices d riv e rs  fo r  th e  special graphical h a rd w a re  o f a w o rk sta tio n  w ill, fo r 
efficiency, be w ritte n  in C, an d  these are exam iined in deta il in chap ter 6. 
H ow ever, program m ing CAD applications in C m a y  n o t be th e  best approach. 
For scientific applications, FORTRAN is the  p red o m in an t language, and hence a 
com piler fo r th is  language is supported  in tlhe UNIX env ironm ent. If 
applications requ ire  access to  lib raries o f fu n c tio n s  th a t  have been w ritten  in 
FORTRAN such as a graphics lib ra ry , then  they  m a y  do so by com plying to th e  
procedure calling sequence defined fo r th e  FORTRAN UNIX com piler.
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2.5 Sum m ary.
TRIPOS prov ides a good env irom en t fo r  hard w are  developm ent d u e  to its  Jow 
level sy stem s su p p o rt and  th e  BCPL program m ing language. I ts  sim plicity  and 
s tra ig h t fo rw ard  h an d lin g  o f hard w are  m akes debugging easy and  te st so ftw are  
quick to  im plem ent. L oadable d riv ers  m ake the  developm ent o f new  d riv e rs  
v e ry  quick because a sy stem  rebuild  is no t necessary. T he facilities available 
u n d e r TRIPOS are  ho w ev er lim ited , it is n o t a w ell su p p o rted  operating system  
and  there  are  few  languages available.
The UNIX operating  sy stem  is fa s t becoming an in d u s try  s ta n d a rd  am ongst 
com m ercial w o rk sta tio n  m an u fac tu re rs . I t is h ighly  po rtab le  and  provides a 
un ifo rm  user in terface . I t  a lso  supports a w ide v a rie ty  o f com m ercial CAD 
so ftw are  and com pilers, hence, UNIX w as chosen as th e  operating  system  upon 
w hich to base th e  final w o rk sta tio n  developm ent.
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CHAPTER 3
THE GRAPHICAL KERNEL SYSTEM
3.1 In troduction .
The presen ta tion  o f in fo rm ation  in graphical fo rm  is crucial to  th e  design of a 
pow erfu l man m achine in terface, and  hence, a w o rksta tion  fo r C om puter Aided 
Design(CAD) m u st prov ide graphics facilities fo r  p ic tu re  com position and 
m anipu lation . The application  in terface  to  such a graphics system  shou ld  
conform  to  a w ell accepted s ta n d a rd  in o rd er to  m ake th e  w orksta tion  as 
general purpose as possible. The po ten tia l u sefu lness of the  w o rk sta tio n  w ill be 
achieved if applications can be easily  ported  on to  the  system  w ith o u t requiring 
lengthy  m odifications. From  w ith in  the  application, a un ifo rm  in terface  to  the 
physical h a rd w are  com prising th e  system  w ill re su lt in a m ore com pact and  
concise hand ling  o f devices since th e  sam e code m ay be used to  d riv e  hard w are  
w ith  w idely  d iffering  fea tu res . T he graphics system  m u st offer facilities th a t 
save th e  application p rogram m er from  becoming concerned w ith  th e  physical 
d e ta ils  o f graphics h a rd w a re  an d  save him  from  im plem enting  special u tilitie s  
fo r p ic tu re  m an ipu la tion  o r device handling . A ny fu tu re  enhancem ents of the  
applications code to  d riv e  d ifferen t o r  m ore pow erfu l devices w ill  be s tra ig h t 
fo rw ard  since th e  u n ifo rm  in terface  w ill hide any  o f th e  hard w are  
peculiarities. T he concep tual s tru c tu re  of the  graphics system  m u st be founded  
on w ell estab lished  techn iques and  m ethods to  p reven t leng thy  re tra in ing  and 
fam iliarisa tion  on th e  p a r t o f th e  application program m er.
The G raphical K ernel System (G K S) w as adopted as a s ta n d a rd  fo r  com puter 
graphics in 1983 by th e  In te rn a tio n a l S tan d ard s  OrganisationCISO). It w as the
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first graphics system  to  achieve such  a s ta tu s  and  offered the  o p p o rtu n ity  to  
produce a graphics application in terface  fo r  the CAD program m er th a t  offered 
device and m achine independency. T he u n d erly in g  concepts adopted in th e  GKS 
specification reflect experience gained from  m any o f the  earlie r graphics system s 
m entioned in chap ter 1, a lthough  som e o f the fea tu re s  of GKS are new  to 
graphics program m ing. The production  o f s tan d ard  language bindings fo r GKS 
has also received considerable a tten tio n . T h is w ork  has invo lved  m apping the 
GKS abstrac t da ta  types and  function  nam es on to  those types and  nam ing 
conventions of th e  host p rogram m ing language. C u rre n tly , bindings fo r 
Fortran77  and  A da have been accepted by the  B ritish S tan d ard s  organisation.
3.2 The Graphical Kernel System(GKS).
The G raphical K ernel System (G K S) is th e  definition o f an A pplications 
Interface(A PI) fo r com puter graphics. I ts  definition is independent of any  
program m ing language o r operating  sy stem . GKS rep resen ts the  com bination of 
w ork  in a ll classes o f com puter graphics, sim ply  because, as a s ta n d a rd  th a t  is 
to  su rv ive, it  m u st encom pass a ll c u r re n t practices and  a llo w  the  flexibility  to  
respond effectively to  new  graphics devices o r techniques. E xperts from  m any 
countries have con trib u ted  to  its  specification. T his m akes GKS an  ideal vehicle 
to  in troduce th e  m ain fea tu res  and  concepts underly in g  th e  c u rre n t practices in 
com puter graphics. T he classes o f p rim itives, p ic tu re  segm entation, in p u t 
m odels, a ttr ib u te s , and  device independency are  a ll key issues in todays 
graphics com m unity . For GKS to  su rv iv e  its  u n d erly in g  s tru c tu re  m u st enable 
it  to  adap t to  th e  fu tu re  needs o f graphics system s.
GKS w as designed to  address as w ide a range of tw o  dim ensional applications 
as possible, m eaning th a t a fu l l  specification im plem en tation  of GKS m ay be 
overly  com prehensive and  consequen tly  too large fo r certain  sim ple
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applications o r sm all m icrocom puter configurations w ith  th e ir  lim ited  m ain 
m em ory o r secondary  storage space. U nder these c ircum stances i t  w o u ld  be 
advan tageous to  sup p ly  o n ly  a subse t of th e  GKS functions. In o rd e r to  p rev en t 
an a rb itra ry  selection of these functions being chosen, w hich w o u ld  defea t the  
object of creating  a s tan d ard , a w ell defined functional sp lit has been defined as 
a p a rt of th e  s tan d ard . T w o axes o f fu n c tio n a lity  are  defined w hich  specify 
graphical o u tp u t and  graphical in p u t respectively. For o u tp u t th e re  are th ree  
levels of increasing com plexity  ranging from  "0" to  "2". A higher level of 
fu n c tio n a lity  is a lw ay s  a superset o f the  level below  it, w hich  avoids 
inconsistencies. For in p u t there are again three levels, th is  tim e ranging from  
level "a" to  level "c" w hich also corresponds to  an  increase in fu n c tio n a lity . 
Hence, a th ree  by th ree  m a trix  is form ed, giving 9 w ell defined levels ranging 
from  th e  sim plest a t level H0a" up  to  th e  fu ll  specification GKS a t level "2c". For 
graphical o u tp u t, level "0" p rovides functions su itab le  fo r v iew ing applications. 
Level ”1" inc ludes fu n c tio n s  fo r  p icture segm entation  an d  segm ent 
m anipu lation  w hich are  m ore applicable to  in terac tive  applications. A t level 
"2", functions fo r ru n  tim e  p ic tu re  storage and re triev a l are  defined. On th e  
in p u t axes, level "a" prov ides no in p u t, level "b" p rov ides in p u t th a t  is 
synchronized  to  th e  opera to rs  actions, th a t  is, the  application  program  m u s t 
h a lt u n til th e  in p u t from  th e  operato r has been satisfied. Level "c" p rovides 
asynchronous in p u t w here in p u t processing m ay occur co n cu rren tly  w ith  th e  
application program .
3.2.1 The GKS data structures.
The GKS s ta n d a rd  in troduces  several abstrac t d a ta  ty p es  w hich  are  used to  
define the  com position of its  in te rn a l d a ta  s tru c tu re s  an d  th e  p aram eters  w hich  
w ill be passed from  the  application  program  to GKS an d  vice versa. The GKS
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ab strac t d a ta  ty p es  m ay be read ily  m odelled by to d a y ’s high level 
program m ing languages. The w ork ing  env ironm ent fo r GKS is in itia lised  from  a 
class of in te rn a l d a ta  s tru c tu re s  called  description lists. The GKS descrip tion 
list con tains such in fo rm ation  as the  m axim um  num ber of w o rk sta tio n s  and  
the  m axim um  n u m b er of s im ultaneously  open segm ents th a t m ay be supported  
by a p a rticu la r im plem en tation  of GKS. A description lis t is also requ ired  by 
GKS fo r every  d iffe ren t w o rk sta tio n  type  th a t is to  be d riven . Each description 
list serves to  define the  capabilities of the physical devices com prising the 
w orksta tion .
A t any  tim e d u rin g  th e  execution o f an application program , GKS w ill be in 
ju s t one o f five w ell defined an d  d ifferen t operating sta tes. For each o f these 
operating sta tes , o n ly  a su b se t o f th e  com plete range of GKS fu n c tio n s  is 
available. T here are  d a ta  s tru c tu re s  th a t  m aintain  a record of the  c u rre n t s ta te  
of GKS and  its  associated w o rk sta tio n s. The availab ility  o f these s ta te  
s tru c tu re s  is dependen t upon th e  in te rn a l s ta te  of GKS an d  th e  tra il o f 
com m ands th a t th e  app lication  p rogram  has p reviously  perform ed.
3.2.2 The GKS W orkstation Concept.
A GKS w o rk sta tio n  is a  collection of abstrac t graphics in p u t and  o u tp u t 
devices th a t  w ill m ap o n to  a co llection o f physical h a rd w are  devices. A 
w o rk sta tio n  consists of zero  o r one logical d isp lay  s u rf  ace and  zero, one o r m ore 
logical in p u t devices.
The concept o f an a b s tra c t graphics device called  a w o rk sta tio n  is 
fu n d am en ta l to  th e  defin ition  o f GKS and  helps achieve device independence by 
presenting th e  application  p rogram m er w ith  a w ell defined w o rk sta tio n  
in terface  ra th e r  th an  th e  u n d erly in g  physical hardw are . The te rm
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"w orksta tion" is no t to  be confused w ith  th e  popular use of the  w ord , w hich is 
u su a lly  associated w ith  a tu rn k e y  sy stem  fo r  com puter aided design.
W orksta tions can exist in any  one of the  states, open, closed, o r  active. 
Opening a w orksta tion  establishes a connection betw een th e  w orksta tion  and 
the  application program . P u ttin g  a w o rk sta tio n  in to  an active s ta te  w ill cause 
GKS to rou te  all graphical o u tp u t to  it, including th e  d a ta  to  be s to red  by the 
w orksta tion  as a segm ented d isp lay  file. T he in p u t devices of a w orksta tion  
m ay only  be used w hen it is in the  active sta te . An application m ay have as 
m any open and  active w o rk sta tio n s  as it  requires. W hen a w o rk sta tio n  is no 
longer required  by the  application program  it m ust be deactivated  and  closed, a t 
w hich point its  connection to  th e  application is severed, th u s  releasing it fo r 
fu tu re  use by e ither th e  sam e, o r an o th e r application program . A function  is 
provided  to  clear the  w o rk sta tio n  d isp lay  surface and  purge its local p icture 
segm ent store.
There are  six categories in to  w hich  a w o rksta tion  m ay be placed. T he first 
th ree  of these categories are  OUTPUT, INPUT and  OUTIN and  refer to 
w orksta tions  th a t have u n d erly in g  physical h a rd w are  th a t  w ill be used to  
provide the  m an m achine in terface. T he OUTIN w o rk sta tio n  com bines both 
o u tp u t and  in p u t devices, enabling in te rac tive  applications to  ru n  on a single 
w orksta tion . The GKS specification inc ludes th ree  o the r w o rksta tion  categories 
th a t are responsible fo r  both  th e  tem porary  and  long te rm  storage and  retrieval 
o f graphical in fo rm ation . These are know n as th e  W orksta tion  Independent 
Segment Storage(W ISS), th e  M etafile O u tpu t(M O ) w o rk sta tio n  and the  M etafile 
In p u t(M l) w o rk sta tio n . These w o rk sta tio n s  receive th e ir  in fo rm ation  from  the  
sam e point in  th e  view ing pipeline as the  fo rm er th ree  w o rk sta tio n  categories 
and  have been defined as w o rk sta tio n s  fo r th e  purposes of contro l. Hence these
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w ork sta tio n s  m ay be opened, ac tiv a ted  and  closed as norm al. The W1SS allow s 
tem porary  storage o f graphical d a ta  w hich m ay be reused la te r  by being routed  
to  o the r active  w ork sta tio n s. For perm anent d a ta  storage in GKS, the  MO 
w orksta tion  m u st be used. In form ation  is sto red  on the  MO w o rk sta tio n  in the 
sense of an a u d it tra il w hich m ay be in te rp re ted  a t some la te r tim e on th e  same, 
or on a rem ote in s ta lla tio n  using an MI w o rk sta tio n .
W hen d raw ing  p rim itives it is o ften  necessary th a t th e  application m ust 
d istinguish  betw een them  in som e w ay , fo r  exam ple, w hen the  lines 
representing tw o  d ifferen t sets o f d a ta  on a graph m u st appear unique. The GKS 
w orksta tion  in troduces  a m echanism  w hereby an application program  m ay 
specify th a t p rim itiv es  be d isp layed  in such a w ay  th a t  an operato r can 
d istinguish  betw een them . The m echanism  is device independent and  can be 
ta ilo red  to  best su it  th e  capabilities of th e  physical o u tp u t device of the  
w orksta tion . For exam ple, tw o  lines m ay be d istingu ished  by co lour on a colour 
device, or by line ty p e  on a m onochrom e d isp lay  device.
Ideally  the  s ta te  o f th e  d isp lay  su rface  sh o u ld  represent th e  cu rren t s ta te  of 
GKS a t all tim es. For exam ple if an  application program  has requested the 
generation o f p rim itives, th ey  shou ld  a ll appear on th e  screen as soon as possible 
a f te r  th e  request to  d ra w  them  has been made. In  certain  circum stances i t  m ay 
be m ore efficient to  s im ply  buffer up  com m ands to  a w o rk sta tio n  an d  th en  send 
th e  com pleted buffer a ll in one operation. For exam ple, rem ote devices 
connected via serial links require buffering to  im prove efficiency o f da ta  
tran sfe r. T he GKS specification realizes th is  and  p rovides a m echanism  to  
suppo rt buffering in a co n tro lled  w ay . Each w o rk sta tio n  m ay be given a 
defferal s ta te  w hich  specifies w hen  th e  com m and buffer sh o u ld  be flushed. 
There are several options ranging from  HAs Soon As Possible"(ASAP) to  "Before
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the  N ext In teraction  G lobally"(BN IG ) th rough  to  "A t Some Time"(AST). If 
o u tp u t is delayed , then  the s ta te  of th e  d isp lay  su rface  w ill be undefined fo r  
certain  periods of tim e.
3.2.3 C o o rd in a te  S y s tem s .
Since GKS is a tw o  dim ensional s tan d a rd , its  coord inate sy stem s are defined 
in 2D space, th e re  being a to ta l of th ree  system s defined. The first is know n as 
w o rld  coordinate space and  is the application p rogram m er’s coordinate system . 
Points defined in W orld  C oordinates(W C ) are  m apped on to  th e  second 
coordinate system  w hich is a v ir tu a l space m easured in N orm alised Device 
C oordinates(N D C ), these being constra ined  to  lie in th e  range 0  to 1. A 
norm alization  tran sfo rm  m aps W C to  som e p a rt o f th e  NDC space, enabling the  
applications p rogram m er to  effect p ic tu re  com position upon NDC space. Several 
norm alization  tran sfo rm s  m ay be defined sim ultaneously  to  m ap d ifferen t W C 
system s on to  NDC space. N orm alization tran sfo rm s  are  n o t constrained  to  
m ain tain  the  sam e aspect ra tio  as th e  W C  system . T he norm aliza tion  tran sfo rm  
m aps a w indow  on to  th e  com plete 2D  space and  is defined by a rectangle w ith  
its  edges paralle l to  th e  coordinate axes. The v iew p o rt is w h a t th e  w indow  is 
m apped on to  and  is defined to  lie w ith in  the  bounds o f NDC space. The NDC 
space fo rm s an  ab s trac t view ing su rface , w hich represen ts th e  w orksta tion  
d isp lay  surface.
A fu r th e r  tran sfo rm a tio n , called th e  w o rk sta tio n  tran sfo rm a tio n  is defined to  
tran sfo rm  NDC space on to  som e p a r t o f  th e  physical d isp lay  su rface  w hich is 
m easured in Device C oordinates(D C ). O n ly  one w o rk sta tio n  tran sfo rm  m ay be 
defined a t any  tim e and  i t  m u s t m a in ta in  the  aspect ra tio  o f the  w o rksta tion  
w indow  w h ils t m apping as m uch of th is  w indow  as possible on to  the  device 
v iew port. F igure 3.1 sh o w s how th e  m appings tak e  place, and  how th ey
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correspond to  m u ltip le  w orksta tions. Each norm alization  tran sfo rm  has a 
p rio rity  associated w ith  i t  to  define w hich prim itives sho u ld  obscure o thers 
w hen overlapping  no rm aliza tion  v iew ports have been defined.
3.2.4 G ra p h ic a l O u tp u t,  P r im i t iv e s  an d  th e i r  A ttr ib u te s .
G raphical o u tp u t is b u ilt  from  a sm all set of d isp lay  p rim itives th a t  address 
the  functions of both  vecto r and  ras te r system s. The GKS p rim itives are 
abstrac tions of the  basic operations th a t are  com m only perform ed by graphics 
equipm ent. For exam ple, th e  GKS p rim itive Polyline w ill m ap on to  a device’s 
line d raw ing  function . T he com plete set of GKS prim itive  types are, Polyline, 
P o lym arker, T ext, F ill A rea, Cell A rray  and  G eneralized D raw ing Prim itive. 
Each p rim itive  ty p e  has associated w ith  it  a group of a ttr ib u te s  th a t  con tro l 
various aspects o f th a t  p rim itive . T here are  th ree  types of a ttr ib u te , called 
geom etric, non geom etric an d  identification. The first tw o  affect th e  appearance 
of th e  p rim itive , w h ile  th e  th ird  a ttr ib u te  type is used in connection w ith  
inpu t.
G eom etric a ttr ib u te s  con tro l th e  shape o r size of a p rim itive , and  are 
independent o f th e  ty p e  o f graphics device in use. W here applicable, geom etric 
a ttr ib u te s  are  specified in th e  u se r’s w o rld  coordinate system  and  are  subject to  
th e  sam e tran sfo rm a tio n s  as p rim itives. The cu rren t values o f a ll th e  geom etric 
a ttr ib u te s  are  sto red  in th e  GKS s ta te  lis t an d  are bound to  th e  p rim itives a f te r  
th e  W C to  NDC tran sfo rm a tio n  has been perform ed. A range o f GKS functions 
are provided to  enable th e  geom etric a ttr ib u te s  to  be u p dated  d y n am ica lly  by 
an application program .
Non geom etric a t tr ib u te s  con tro l a ll o th e r aspects affecting the  appearance of 
a prim itive, such  as line ty p e  fo r po ly line, and m arker size scale fac to r fo r
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polym arker. Non geom etric a t tr ib u te s  m ay be defined in tw o  d ifferen t w ays, 
resu lting  in a w o rk sta tio n  independen t o r a w ork sta tio n  dependent 
representation of th e ir  effect. T he selection betw een one of these tw o  
representations is m ade using a fu r th e r  a ttr ib u te  called an Aspect Source 
Flag(ASF). For each non geom etric a t tr ib u te  there is a corresponding ASF w hich 
m ay take  on one of the  tw o  enum era ted  values of "bundled” or "individual". 
W hen the  ASF corresponding to  a p rim itiv e  a ttr ib u te  is set to  "individual", the  
w orksta tion  independent represen tation  of it is used. For ind iv idual 
representation, the m echanism  is th e  sam e as fo r geom etric a ttr ib u te s , w here 
the values are sto red  in the  GKS s ta te  list and are bound to  the  p rim itives 
before th ey  are d is tr ib u ted  to  w o rk sta tio n s. W hen an ASF is set to  "bundled", 
its  associated p rim itive  a t tr ib u te  is accessed from  a d a ta  s tru c tu re  in th e  
w orksta tion  s ta te  list. T h is  d a ta  s tru c tu re  consists of several vectors o r 
bundles o f a ttr ib u te s  w h ich  are  in itia lly  se t from  the  w o rksta tion  descrip tion 
list, b u t w hich m ay la te r  be reset using  GKS function  calls. The m echanism  fo r 
selecting bundled  a t tr ib u te s  invo lves th e  specification of ano ther a t tr ib u te  
called th e  p rim itive index. One p rim itiv e  index is defined fo r each p rim itive  and  
its  value  is used to  select w h ich  o f th e  w orksta tion  a ttr ib u te  bundles shou ld  be 
used to  define the  ac tua l p rim itiv e  a ttr ib u te s . The indexes fo r each p rim itive  are  
s to red  in the GKS s ta te  lis t  an d  are  bound to  each p rim itive  before i t  is 
d is trib u ted  to  th e  active w o rk sta tio n s . T he use o f bundled  a ttr ib u te s  helps to  
ensure p o rtab ility  of app lica tions since the  w orksta tion  bundles m ay be chosen 
to  ensure th a t p rim itives w ith  d iffe ren t indices w ill appear d iffe ren tly  w hen  
disp layed  on th e  w o rk sta tio n  d isp lay  surface. For exam ple, an application 
program  could  be developed on a w o rk sta tio n  w ith  colour capability , such th a t  
d ifferent a ttr ib u te  bund les con ta ined  d ifferen t colours to  d istingu ish  betw een 
the  various parts  o f  th e  d isp lay . If  such an  application is m oved to  a
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m onochrom e w o rk sta tio n , the  w o rk sta tio n  bundles m ay be defined such th a t 
linetype, m ark e rty p e  o r fill area represen tation  is used  to  d is tingu ish  betw een 
the  different p rim itiv e  index representations. F igure 3.2 show s th e  da ta  flow 
path  of a ttr ib u te  binding to  prim itives.
The Polyline p rim itiv e  is defined by th e  end-po in ts  o f its  co n s titu en t vectors. 
A ll of its a ttr ib u te s  are  non geom etric; they  are linetype, lin ew id th  scale facto r 
and  polyline co lour index. For vector graphic sy stem s th e  po ly line  is the  m ost 
fundam en ta l p rim itiv e  th a t m ay be generated, b u t fo r ra s te r  scan system s, the 
vectors com prising a po ly line m ust be generated by a scan conversion algorithm  
such as the Bresham  algorithm  described in chap ter 1.
The po ly m ark er p rim itiv e  generates a series of sym bols, w hose centre 
positions are defined by a series of coordinates. I ts  a t tr ib u te s  are  m arke r type, 
m arker size scale fac to r and  po ly m ark er co lour index. P redefined m ark e r types 
include the  point, th e  cross an d  th e  circle. On vector sy stem s, th e  m arkers  m u st 
be constructed  from  vecto r strokes, b u t ra s te r sy stem s w ill p robab ly  use a bit 
m apped character generato r to  produce th e  m arkers.
The tex t p rim itive  d raw s  a s tring  o f characters, s ta r tin g  a t a predefined 
position. T ext a ttr ib u te s  form  a com plex set, a llow ing  a v e ry  flexible 
representation to  be obtained. There are  fo u r geom etric a t tr ib u te s  an d  fo u r non 
geom etric a ttr ib u te s . The geom etric a ttr ib u te s  are ch arac te r height, character up  
vector, tex t path  an d  te x t a lignm ent w h ile  th e  non geom etric a ttr ib u te s  are tex t 
fo n t and precision, charac ter expansion facto r, charac ter spacing and  tex t co lour 
index. The tex t fo n t and  precision a ttr ib u te  caters fo r  sim ple ra s te r scan 
te rm inals  by defining s trin g  precision te x t w hich m u st m ere ly  conform  to  an 
initial p lo tting  position. T ex t of th is  precision can th e re fo re  be produced by bit 
mapped character generato rs w hich are  o ften  lim ited  to  generating a fixed
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orien ta tion , fixed b it p a tte rn  representation  o f characters.
The fill area p rim itiv e  w ill shade a bounded area defined by a sequence of 
vertices th a t are  joined by stra igh t lines. I t has the  tw o  geom etric a ttr ib u te s  of 
p a tte rn  size and  p a tte rn  reference point. Its th ree non geom etric a ttr ib u te s  are 
fill area in te rio r s ty le , fill area s ty le  index and  fill area colour index. V ector 
sy stem s cannot efficiently produce solid shaded areas, b u t the fill area in terio r 
s ty le  w ill a llow  hatch ing  to  be produced. Raster scan system s are best su ited  to  
producing solid  areas, and  algorithm s like the  solid  area scan converto r 
described in chap ter 1 m ay be used.
Cell a rra y  is a ra s te r  p rim itive  w hich w as included p rim arily  to  enable the  
pixel a r ra y s  o f a graphics system  to  be in itia lised by som e ex ternal d a ta  m a trix  
such as the  m a trix  generated  by a digitized cam era image. On vecto r scanning 
devices i t  is sufficient to  sim ply  d isp lay  th e  cell boundaries of th e  cell a rra y . 
A lthough  a cell a rra y  is best su ited  to  specification in te rm s of device specific 
pixel dim ensions, GKS requ ires th a t it  be specified in w o rld  coordinates, leaving 
th e  responsib ility  fo r  accurate  m apping to  device coordinates u p  to  th e  
application program m er. Cell a rra y  has no a ttr ib u te s  o th e r than  pick identifier. 
T he a r ra y  o f co lour indices used to  define a cell a rra y  are po in ters in to  th e  
w o rk sta tio n  co lour tab le, and  hence are  effectively a ttr ib u te s  them selves.
The G eneralized D raw ing  P rim itive(G D P) w as added to  a llo w  an 
im plem entation  o f GKS to  address th e  special geom etrical o u tp u t capabilities of 
a device, such  as circle o r ellipse d raw ing . There are  no explicit a ttr ib u te s  to  
con tro l th e  appearance o f a GDP, instead , the  m ost su itab le  and  appropria te  
subse t m u st be chosen from  those of th e  o th e r p rim itives. For exam ple a circle 
d raw ing  function  w o u ld  p robab ly  use th e  a ttr ib u te s  of th e  po ly line  function , 
b u t if filled circles w ere availab le  then  these w ou ld  tak e  th e  a ttr ib u te s  of Fill
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Area.
3.2.5 GKS P icture S egm en tation .
The set of GKS p rim itives an d  th e ir  corresponding a ttr ib u te s  provide 
adequate pow er and flexibility  fo r application program s requiring passive 
graphical o u tp u t such as general purpose graph p lo ttin g  and  view ing program s. 
H ow ever, w hen dynam ic  p ic tu re  m anipu lation  is required , th e  user w ould  be 
forced to  im plem ent his ow n fu n c tio n s  fo r an im ation . By dealing from  the user 
level w ith  every  p rim itiv e  com prising the  an im ated  object, and  perhaps the 
background as w ell, p rim itives  m u s t trav e rse  the  w hole of th e  view ing pipeline 
and  th e  efficiency o f th e  sy stem  m ay suffer.
GKS in troduces a p o w erfu l fe a tu re  called  segm entation  w hich allow s the  
grouping of p rim itives in to  a single nam ed s tru c tu re  fo r the  purpose of 
m anipu lation  as a w hole. The p rim itiv es  to  be s to red  in a segm ent are bracketed 
by th e  GKS calls  to  "C reate Segment" and  "Close Segment" such th a t a ll 
subsequen t p rim itives generated  a f te r  th e  C reate, b u t before th e  corresponding 
Close Segm ent are  both  d isp lay ed  and  stored  on a ll th e  cu rre n tly  active 
w orksta tions. T he segm ent nam es, w hich  are supplied  by th e  user du ring  each 
invokation  o f C reate Segm ent are  un ique across a ll of th e  segm ent storage. 
P rim itives are  tran sfo rm e d  fro m  th e  user w o rld  coord inate space in to  
norm alized device coord inates before being tra n sm itte d  to  each active 
w o rksta tion  fo r storage. T he clipping ind icato r and  clip  rectangle are  also stored  
in the  segm ent along w ith  an y  a t tr ib u te  in fo rm ation  th a t  m ay be required 
w hen m anipu lating  segm ents. T h is  ty p e  o f storage is know n as w orksta tion  
dependen t segm ent storage(W D SS) an d  a ll segm ent m anipu lation  m u st 
concep tually  be perfo rm ed  by th e  w o rksta tion  itse lf. For sim plicity , the  
restric tions on segm entation p rev en ts  th e  nesting o f segm ents since only  one
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segm ent m ay be open on a w o rk sta tio n  a t  any  tim e. A lso, once a segm ent has 
been closed, no fu r th e r  in fo rm ation  m ay be added, m odified o r ex tracted  from  
it fo r use elsew here.
Segments m ay be deleted  from  all w ork sta tio n s  s im u ltan io u sly  or they  m ay 
be selectively erased. A ll th e  segm ents s to red  on a w o rk sta tio n  are lost a f te r  an 
invokation to  c lear th e  w ork sta tio n  is m ade. A GKS function  is also defined to  
enable segm ents to  be renam ed.
Picture m anipu lation  using segm entation is effected th ro u g h  th e  definition of 
segm ent a ttr ib u te s . Each segm ent has a se t o f a ttr ib u te s  w hich  are unique across 
all segm ent storage. The a ttr ib u te s  defined are, segm entation transfo rm ation , 
v isib ility , h ighlighting, p rio rity  and  d e tec tab ility . The tran sfo rm a tio n  a ttr ib u te  
a llow s tran s la tio n , scaling and  ro ta tion  to  be perfo rm ed  th rough the  
specification o f a 2x3 m atrix  consisting o f a 2x2 scaling an d  ro tation  com ponent 
an d  a 2x1 tran s la tio n  com ponent. T w o u ti l i ty  functions are  defined to  calcu la te  
th e  tran sfo rm a tio n  m a trix  from  th e  m ore conventional specifications used to  
define tran sfo rm atio n s . T he segm ent tran sfo rm a tio n  m aps NDC onto  NDC and  
occurs before clipping is perform ed . W hen th e  tran sfo rm a tio n  a ttr ib u te  is 
changed, its  effect is reca lcu la ted  and  th e  d isp lay  su rface  updated , bu t the  
segm ent storage itse lf  is n ever m odified. Hence, th e  orig inal appearance of th e  
segm ent m ay be gained by app ly ing  th e  id en tity  tran sfo rm a tio n  m atrix  to  it. 
The clipping rectangle is never affected by the  segm ent tran sfo rm a tio n .
The v isib ility  a t tr ib u te  toggles th e  segm ent s ta te  betw een visib le and  invisible 
and, in th e  case of WDSS storage, m ay exploit th e  h a rd w are  fea tu res  of th e  
w o rksta tion  w hich  w o u ld  o therw ise  be im possible to  address d irec tly  from  th e  
application program m ers level w ith o u t in troducing  device dependency. 
S im ilarly , th e  h ighlighting a t tr ib u te  can toggle h ighlighting on o r off, bu t th e
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exact m echanism  fo r achieving th is  is again im plem entation  dependent. The 
p rio rity  a ttr ib u te  enables overlapping segm ents to  be d isp layed  in th e  correct 
o rder and  also defines w hich segm ents w ill be picked on inpu t. F ina lly , the 
de tec tab ility  a ttr ib u te  m ay be used to  m ask a segm ent, m aking it unavailab le 
fo r picking d u ring  inpu t.
A m echanism  fo r device independent storage and  re triev a l of p rim itive  data  
du rin g  run  tim e is also defined fo r GKS. The p rim itiv es  to  be s to red  are 
concep tually  rem oved from  the  view ing pipeline a t the  po in t w here they  are 
exported  to  all the  active w ork sta tio n s. T he m anagem ent of such a storage 
m echanism  is therefore best achieved by trea ting  it as a w o rk sta tio n  and  using 
a ll th e  conventional w o rksta tion  con tro l functions. T h is storage is know n as a 
W o rksta tion  Independent Segment Storage(W ISS), and  on ly  one m ay be present 
in any  GKS im plem entation. T hree fu n c tio n s  are defined fo r accessing data  
from  th e  WISS. The first is a copy function  w hich sends th e  d a ta  sto red  in the 
WISS to  a nam ed w o rk sta tio n  ju s t as if it  had b een 'g en e ra ted  from  the 
application level. D uring a copy, th e re  m u st be no open segm ent, hence data  
m ay no t be tran sfe rred  from  th e  W ISS in to  som e o th e r segm ent. To move 
segm ents on to  o ther w ork sta tio n s, an associate function  is supplied , w hich  w ill 
move a nam ed segm ent to  a nam ed w o rk sta tio n  w here  it m ay be used as any  
o th e r p riv a te  WDSS segm ent. Again, no segm ent m ay be open d u rin g  an 
associate function . A com pound segm ent m ay be crea ted  by  using th e  in sert 
function  w hich  w ill tra n sm it d a ta  from  the  WISS such  th a t  it  w ill be inserted  
in to  a c u rre n tly  open segm ent in the  WDSS. A d a ta  flow diagram  show ing the 
association betw een WDSS and  WISS is given in figure 3.3.
Segm entation provides a m echanism  to  suppo rt d ynam ic  p ic tu re  m anipu lation  
w hich is device independent, bu t, since th e  segm ent storage is perform ed  by the
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w o rk sta tio n , its  p a rticu la r  h ardw are  featu res m ay be exploited to  th e  fu ll .  In 
p a rticu la r, certain  in te lligen t te rm inals  m ay be capable of supporting  th e ir  
WDSS rem otely  f  rom th e  host GKS machine.
3.2.6 T h e  GKS In p u t D evice M odel.
In the  sam e w ay  th a t  GKS provides a sh ield  to  the  user from  graphical o u tp u t 
h a rd w are  peculiarities by in troducing  the  v ir tu a l device o u tp u t functions  o f a 
w o rk sta tio n , it also defines a logical inp u t device m odel th a t can be s im u la ted  
by so ftw are  to use a w ide varie ty  of physical in p u t devices. T here are six 
logical inp u t classes defined by GKS, th ree  of w hich re tu rn  t ru ly  graphical 
in fo rm ation  to th e  application. The o th e r th ree classes are provided  to  a llow  an 
application  program  to  obta in  a ll its  inp u t from  calls  to  GKS ra th e r  th an  from  
th e  in p u t facilities o f th e  program m ing language o r host com pu ter’s operating  
sy stem . The graphical device in p u t classes are LOCATOR, STROKE and  PICK, 
an d  these are com plem ented  by the  STRING, VALUATOR and  CHOICE in p u t 
classes.
T he LOCATOR device class w ill re tu rn  a single coord inate to  the  application 
together w ith  th e  norm aliza tion  tran sfo rm ation  defining the  v iew p o rt in w hich 
th e  re tu rn ed  coordinate lies. The v iew port p rio rity  is used to  resolve problem s 
w hen  a poin t is chosen th a t  lies in m ore th a t  one overlapping v iew port. 
STROKE inp u t re tu rn s  a sequence of coordinates in a m anner s im ila r to  locator. 
O verlapping v iew ports  o r tran sitio n s  from  one to  ano ther v iew port are  resolved 
by re tu rn in g  the  no rm aliza tion  tran sfo rm  of th e  v iew port in w hich a ll th e  
po in ts of the  STROKE lie. Hence, du rin g  the  course of a STROKE in p u t, th e  
no rm aliza tion  value o f  th e  STROKE m easure process m ay change. PICK in p u t 
is used to  iden tify  a p a rtic u la r  segm ent. The second nam ing m echanism , th e  
pick identifier, is used to  m ark  p rim itives w ith in  a segm ent in cases w here
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segm ents contain  m any  ind iv id u a lly  pickable p rim itives. The pick identifier 
a llo w s th e  application to  g roup prim itives into a segm ent in a m ost logical 
m anner th u s  avoiding th e  generation o f m any ind iv idual segm ents ju s t to  
im prove efficiency d u rin g  picking.
The o th e r th ree  device classes re tu rn  values w hose types are m ost com m only 
fo u n d  in typ ical p rogram m ing languages. The GKS STRING device class is used 
fo r  character based in p u t. The VALUATOR device class re tu rn s  a single real 
va lue  and  the  CHOICE in p u t device class re tu rn s  a single integer value. The 
m ethods used  to  in te rac tiv e ly  obtain in p u t from  devices in these classes is more 
appropria te  to  good m an m achine in terface techniques th a n  can be obtained 
using the in p u t facilities em ployed in m any o f to d a y ’s high level program m ing 
languages. For exam ple, th e  integer va lue  re tu rn ed  by a CHOICE device m ust 
represent a single option from  a bounded set of options, w here the  in teraction 
w ith  the  opera to r is su p p o rted  by a sem antically  linked  echo m echanism . I t is 
also  possible fo r  th e  opera to r to  abo rt an inp u t request, re tu rn in g  no va lue  to  
th e  application , b u t in stead  se tting  an e rro r  indicator. T his abo rt fac ility  is also 
availab le  fo r  th e  th ree  graphical m odes of inpu t.
GKS specifies th ree  d iffe ren t operating modes fo r th e  six logical in p u t device 
classes. T he first, ca lled  REQUEST mode is th e  m ost s tra ig h t fo rw ard  and  m u st 
be prov ided  by a GKS im plem entation  w hose fu n c tio n a lity  com plies to  level 
"b". REQUEST m ode o f in p u t functions  in a s im ilar m anner to  th a t o f a 
FORTRAN read s ta tem en t. W hen a request is made, GKS stops u n til th e  request 
has been satisfied by th e  o pera to r by indicating either a success, o r break action. 
A second m ode, called  SAM PLE m ode w ill im m ediately  re tu rn  th e  cu rren t 
v a lu e  associated w ith  th e  logical in p u t device. F inally , EVENT m ode w ill add  
in p u t values to  a te m p o ra lly  ordered  EVENT queue w henever the  opera to r’s
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actions request so.
To define th e  precise m echanism  o f its  in p u t devices, an d  th e ir  modes of 
operation, GKS in troduces th e  logical in p u t device m odel. Each logical device 
m ay m ap onto  one or m ore physical devices, and  one physical device m ay be 
used to  im plem ent several d ifferen t logical devices. A GKS in p u t device has six 
con stitu en t parts , these being its  m easure, trigger, in itia l value, p rom pt/echo  
type, echo area and da ta  record.
The m easure of a logical in p u t device is the  re su lt of a m easure m apping from  
the  values of one or m ore physical devices. The m easure can be v isualised  as a 
p articu la r s ta te  of a m easure process, w here  each s ta te  corresponds exactly  w ith  
a logical in p u t value. T he m easure process is in existence fo r as long as the  
in teraction  is tak ing  place w ith  th e  logical inp u t device. T his im plies th a t in 
REQUEST mode th e  m easure process o f an inp u t device m ay ru n  w hen the  
m ain GKS process is h a lted , w hereas in  SAMPLE and  EVENT m ode a separate 
process to  th e  m ain GKS process m u s t be created  w hen  a device en ters  e ither of 
these modes. A m ulti-p rocess en v iro n m en t m u st th e re fo re  be availab le to  
im plem ent SAMPLE and  EVENT in p u t.
The trigger of an in p u t device is u sed  by  the  operato r to  m ark  significant 
m om ents in tim e. A logical in p u t device receives a signal from  its  trigger if  it  is 
operating in e ither REQUEST or EV EN T modes. A trigger process exists if  the re  
is a t least one recipient o f its  fire signal.
The in itia l v a lue  of a logical in p u t device w ill be th a t of its  m easure process 
w hen it  comes in to  existence. T he p rom pt/echo  ty p e  w ill be used to  provide 
im m ediate feedback of th e  m easure v a lu e  to  th e  operator. The echo area 
specifies w hich p a rt o f th e  w o rk sta tio n  d isplay su rface  th a t  m ay be used fo r
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echoing values. The d a ta  record o f an  in p u t device con tains in f o rm ation  specific 
to  th e  class of device to  w hich it  is associated. F or exam ple th e  d a ta  record of a 
choice device m ay contain tex t s trings to  indicate th e  various option meanings 
to  th e  application program . The fo rm a t and  ac tua l d a ta  s to red  in a d a ta  record 
is the re fo re  GKS im plem entation  dependent, a lthough  some m an d a to ry  values 
are specified in the  GKS ISO docum ent.
The d a ta  and  con tro l flow diagram s indicating th e  re la tionsh ip  betw een the  
m easure and  trigger processes fo r  the  th ree  d ifferen t operating  m odes is given in 
figure 3.4.
3 3  Future Extensions to GKS.
GKS is a tw o  dim ensional s tan d a rd , b u t w ork  is proceeding to  define a se t of 
th ree  d im ensional extensions to  its  fu n c tio n a lity . T he definition o f p rim itives 
and  w indow ing w ill inc lude a dep th  com ponent w hich  w ill requ ire  m ore 
com plex clipping and  hidden su rface  rem oval to  be perform ed . F or 3D-GKS to  
achieve a com parable s ta n d a rd  o f perform ance to  to d a y s  2D-GKS system s, th e  
processing h ard w are  to  su p p o rt it  w ill need to  be m uch m ore pow erfu l, 
p a rticu la rly  in handling  floating po in t com putation .
A fu r th e r  s tan d a rd  th a t  is em erging from  th e  specification o f GKS is the  
Program m ers H ierarchical G raphics System (PH IG S)[74] w h ich  contains 
func tio n s  to  create and  m an ip u la te  nested graphical objects. T he processing 
pow er o f system s fo r PHIGS w ill be m ore dem anding  th an  th a t o f 3D-GKS[73] 
and  is c u rre n tly  lim ited  to  v e ry  specialist h a rd w are  configurations.
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FIGURE 3.4 MEASURE TRIGGER RELATIONSHIPS FOR THE 3 GKS INPUT OPERATING MODES
CHAPTER 4
THE DEVELOPMENT OF TWO RASTER SCAN GRAPHICS SYSTEMS
4.1 Introduction.
T his chap ter describes th e  im plem entation o f tw o  ras te r scan graphics 
sy stem s fo r use w ith  the  com puter h ardw are  th a t  w as described in chap ter 2. 
B oth designs use single chip CRT con tro lle rs  to m inim ize cost and  size and to 
s im p lify  the  im plem entation  details. C on tro llers  from  NEC and  H itachi have 
been used, each representing a s ta te  of th e  a r t  graphics device a t th e  tim e of 
design.
The graphical fu n c tio n a lity  and  specification o f both  sy stem s has been 
ta ilo red  to  w o rk sta tio n  applications w here device independent graphics 
packages such as th e  G raphical K ernel System  are required .
4.2 The NEC uPD7220 CRT Controller.
The uPD 7220[l6] is a d u a l bus device residing betw een the  host processor and  
th e  d isp lay  m em ory, fo r  w hich it assum es com plete responsib ility . The 
uPD 7220 appears as tw o  eight b it FIFO registers to  th e  host m icroprocessor. 
These FIFO buffers are used fo r  com m and and  param eter passing to  help  m atch 
th e  speed of the  asynchronously  runn ing  m icroprocessor and  graphics processor, 
w hich  therefo re  im proves th e ir  efficiency. T he d isp lay  in terface  of th e  uPD7220 
can d irec tly  address up  to  512K by tes of d isp lay  m em ory, w ith  th e  arb itra tio n  
betw een d raw ing  and d isp lay  cycles being con tro lled  by th e  uPD 7220 u n d er 
in stru c tio n  from  the  host m icroprocessor. W ith in  th e  uPD 7220, a Digital 
D ifferential A nalyser(D D A ) has been im plem ented using registers, sh ifte rs ,
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adders and  coun ters. Before figure d raw in g  can com mence, five of these in ternal 
d raw in g  registers m u s t be loaded w ith  va lues th a t  have been calcu la ted  by the 
host m icroprocessor from  the  geom etric properties of the  figure th a t is to  be 
d raw n . For exam ple, if a line is defined by its  endpoin ts ( x ^ y ^ ,  (x 2,y 2), then 
dx and  dy  m ust be calcu la ted  such th a t  :-
dx =  | Xj — x 2 | and
dy = lyj - y 2 l
and  then  the  fo llow ing  param eters  ca lcu la ted  such th a t, dc = 1, d  = 2m - 1, d2 = 
2(m  -  1), d l  = 2m  an d  dm  = d o n ’t care. W here dc, d, d l ,  d2 and dm  are the 
nam es assigned to  each o f th e  five d raw in g  registers and  1 is th e  largest, and  m 
is th e  sm allest o f e ith e r dx  o r d y .
The in itia l d raw in g  d irec tion  m u st a lso  be calcu la ted , being specified as a 
th ree  bit num ber describ ing th e  o c tan t in to  w hich th e  first pixel w ill be d raw n . 
T he figure d raw in g  logic is capable o f executing a lgo rithm s fo r  p lo tting  lines, 
arcs, rectangles an d  u se r defined p a tte rn  m aps in to  the  d isp lay  m em ory.
4.2.1 Limitations of the uPD7220.
P relim inary  s tu d ie s  o f th e  uPD 7220 CRT contro ller[38], show ed th a t,  
a lthough  it  p rov ided  good fu n c tio n a lity , th e  requ irem en t th a t the  host 
processor ca lcu la te  an d  load th e  d raw ing  registers w as a considerable overhead. 
T h is s itua tion  w as com pounded w hen th e  host processor w as also having to  
im plem ent v iew ing an d  s im u la tion  a lgo rithm s fo r  a device independent 
graphics s ta n d a rd  such  as GKS. F igure 4.1 show s th e  add itional stages of 
processing requ ired  fo r th e  uPD 7220 if the  graphical in terface  is defined to  lie a t 
th e  logical p rim itiv e  level requ ired  by GKS. Some m ethod of providing a m ore
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p o w erfu l and  easily  understood  graphics in terface w as required . A second 
problem  w ith  the  uPD 7220 w as its  in ab ility  to  generate in te rru p ts  to  signal 
th a t its  FIFO register is fu ll  o r th a t  i t  has com pleted a com m and. Instead, the 
host m icro-processor m ust poll th e  s ta tu s  register of th e  uPD 7220 to  ascertain 
its  c u rren t sta te , w hich is very  u n sa tisfac to ry  in a m u lti- ta sk in g  env ironm ent 
w here  o th e r tasks cou ld  be run  w h ils t the  uPD 7220 device w as busy.
It w as proposed th a t  som e form  o f local intelligence to  the  uPD7220 be 
im plem ented to  perform  the  stages o f processing il lu s tra te d  in figure 4.1 which 
w ou ld  bring the  logical in terface  o f th e  NEC graphics system  up  to  a higher, 
m ore device independent level. A n eight bit m icroprocessor w as used to 
im plem ent th is  higher level graphical in terface  to  the  sy stem . The functionality  
o f the  in terface w as d irec tly  applicable to  th a t  requ ired  by a GKS w orksta tion , 
thereby  s im plify ing  th e  w o rk sta tio n  code associated w ith  a GKS 
im plem entation  runn ing  on th e  host m achine. For th e  u se r not w anting  to 
access the  graphics sy stem  v ia  GKS calls , th e  higher level p rim itives em ulated  
by the  dedicated  m icroprocessor offered a m ore easily  used device.
The inclusion of a program m able device betw een th e  host processor and  the  
uPD 7220 a llow s th e  partitio n in g  o f graphics ta sk s  to  p rov ide th e  optim um  
perform ance, and  m akes fu tu re  upgrades o r re -p artition ing  possible. O ther 
devices m ay also  be connected to  th e  ded icated  m icroprocessor bus to  offer such 
functions as a paralle l in te rface  fo r a m ouse o r trac k er ball in p u t device, or 
d ig ital to  analogue co n v erte rs  fo r jo ystick  type contro ls. Local m em ory to  the  
dedicated processor m ay be used  fo r segm ent storage o r to  ho ld  th e  bit p a tte rn s 
associated w ith  p rogram m able  ch arac ter sets.
4.2.2 An Intelligent CRT Controller based Graphics System .
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The design fo r th is  system  w as carried  o u t before th e  Single Board C om puter 
(SBC) system  w as available, and  hence had  to  p rov ide  a m ulti-p rocessor 
in terface w ith in  the  fram ew ork  o f the  o ld e r m u lti-b o a rd  com puter system s. 
The com m unication m edium  between th e  host com p u ter and th is  In telligen t 
G raphics Peripheral (IGP) w as to  be the  s ta n d a rd  m u lti-b o a rd  backplane. T w o 
types of interprocessor com m unication w ere considered. The first proposal 
w ou ld  have involved the  construction  o f a FIFO register to  buffer com m ands 
betw een the tw o  processors in a w ay sim ila r to  th a t  of th e  uPD7220. The 
advan tage of th is  m ethod w as th a t on ly  a single add ress location in the hosts 
in p u t/o u tp u t device page w ou ld  be needed. T he second proposal w as fo r a 
shared  m em ory segm ent w hich w o u ld  reside in both  the  local and host 
processors address spaces. The use o f shared  m em ory  provides a very  
convenient m ethod fo r interprocessor com m unication , b u t som e m ethod of 
resource m anagem ent m u st be provided to  p rev en t d a ta  co rrup tion  of p a r tly  
used com m unication packets. Sem aphore flags th a t  are  sh ared  betw een the  tw o  
processors m ay be used to  signal resource usage p rov ided  th a t som e form  of 
a rb itra tio n  is availab le to  solve th e  conten tion  th a t  arises w hen  both processors 
sim ultaneousjjaccess the  sam e flag register.
4,23  System Specification.
A general purpose graphics system  based on th e  T hom son-E fcis EF9365 has 
been designed fo r th e  m u lti-b o ard  an d  single board  com puters[24]. Its  
specification w as adequate  fo r general purpose v iew ing  w ith  cheap low  
resolution m onitors aim ed a t the home com pu ter m ark e t. For m ore dem anding 
applications, w here shading o f su rfaces m ay be requ ired  o r large am oun ts  of 
d a ta  m ust be presented, th e  resolution an d  co lour capab ility  m u st be increased. 
The specification of p ic tu re  resolution fo r  the  NEC graphics system  w as
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dependen t on several fac to rs  rela ting  to  the  lim ita tions of the  d iscre te  devices 
em ployed  in th e  design. The uPD 7220 fea tu res  a fu l ly  program m able d isp lay  
fo rm a t and  hence it is on ly  necessary to  decide upon th e  m axim um  pixel clock 
frequency  th a t w ill y ie ld  th e  desired resolution w h ils t com plying  w ith  the  
tim ing  specification of the d isp lay  m onitor. The pixel clock frequency  w as 
chosen to  give a d isp lay  fo rm at su itab le  fo r m onitors in the  m edium  reso lu tion  
range described in ch ap te r 1. A frequency  of approxim ately  30M Hz w as chosen, 
w hich gave a 720x720 pixel resolution non-in terlaced  d isp lay  o r a 1024x720 
pixel reso lu tion  in terlaced  d isp lay . The tim ing ca lcu la tions fo r  these tw o  
d isp lay  fo rm ats  are given in appendix A.
T he need to  d isp lay  realistic  shaded images led to  th e  specification o f an eight 
p lane sy stem , giving 256 simultaneously d isp layab le  colours. Techniques o f 
im age plane sw apping, know n as doub le  buffering, o r the  use of pixel p lane 
p rio rities  could  also  be im plem ented  w ith  a m u lti-p lan e  sy stem , p rov ided  th a t  
th e  resu ltin g  loss in th e  n u m b er of simultaneously d isp layab le  co lours  cou ld  be 
to lera ted . A co lour look -up  tab le  w as specified to  ensu re  th a t  best advan tage 
cou ld  be m ade o f th is  eight pixel p lane system . A h y b rid  co lour look -up  tab le  
w as used, w hich reduced  th e  chip coun t to  a m inim um  and  eased system  design. 
The device chosen contained  th ree  fo u r  bit V ideo Digital to  A nalogue 
C onverters(V D A C ) w hose o u tp u ts  com plied w ith  the  RS343 RGB s ta n d a rd  [39]. 
T hree random  access m em ories(R A M ), each configured as 256x4 bits, w ith  
access tim es of 25ns w ere  used to  m ap th e  eight bit logical pixel va lues in to  4 
bit values representing  th e  respective red, green and  blue in tensities of th e  
p rim ary  video signals.
4.2.4 An in telligent peripheral controller.
A device has been designed by M otorola specifically fo r  use in In te lligen t
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Peripheral C ontro l (IPC ) applications. T w o configurations of the  basic device 
are  available, these being e ith e r w ith , o r  w ith o u t on-chip  2k by te  Read O nly 
M em ory (ROM ). T he IPC device selected  to  provide th e  processing pow er fo r 
th e  IGP w as the  M C 6812l[40] w hich has no on-chip  ROM. The actual 
m icroprocessor used w ith in  th e  IPC is an 8 bit device th a t is source and  object 
code com patible w ith  the  M C 6 8 0 l[4 l]. T he dual bus arch itec tu re  of th is  device 
provides a dual po rted  RAM th a t m ay be shared  betw een its  ow n in ternal 
processor and  the host processor. The host processor in terface is specifically 
ta ilo red  fo r in terfacing  to  th e  M C68000 fam ily  o f devices. The m ethod of 
locking resources described above, is im plem ented  by the  MC68121 using 
shared  sem aphore reg isters w ith  associated h a rd w are  to  au tom atica lly  resolve 
s im u ltaneous accesses in fa v o u r  of th e  IPC. T he IPC m ay be operated in eight 
d ifferen t modes, w ith  each m ode p rov id ing  a d ifferen t pin assignm ent to  a lte r  
fea tu res  such as add ress space size an d  th e  num ber and  ty p e  of I/O  ports. In 
th is  application, th e  fu l ly  expanded m ode has been selected to  give a 64k 
address space so th a t  Random  Access M em ory (RA M ), E lectrically  
Program m able Read O nly  M em ory (EPROM ), graphic con tro l registers, and  the  
NEC7220 device m ay a ll be m em ory  m apped in th e  local address bus of the 
IPC. The host bus in terface  consists o f six shared  sem aphore registers and  128 
by tes of d u a l p o rted  RAM th a t  also appears in th e  local address space. The bus 
protocol suppo rts  asynch ronous tra n s fe rs  by th e  use o f a D ata T ran sfe r 
A CK now ledge(D TA CK ) signal th a t is d irec tly  com patib le w ith  the  M C68000 
fam ily  of devices. The local bus of th e  MC68121 su p p o rts  synchronous da ta  
d a ta  tran sfe rs  com patib le w ith  the  M C6800 fam ily  of devices.
4.2.5 Hardware Implementation.
T hree ex tended E urocards w ere used to  house the  p ro to type  IGP system , the
- 4 . 6 -
first being the  co n tro lle r card  w hich consisted  o f th e  IPC and  uPD 7220 devices 
an d  th e ir  associated logic. The o th e r tw o  cards w ere  used  fo r  th e  b it m apped 
m em ory. The host M C68000 system  backplane supplied  pow er to  a ll three 
cards and  carried  the control and d a ta  signals from  the  rest of th e  com puter 
system  to  the con tro lle r card. A local graphics bus linking the  con tro lle r and 
th e  bit m apped m em ory cards w as ro u ted  along th e  f ro n t of th e  system  rack 
using ribbon cable.
A 64k by te  addressing range w as p rov ided  by th e  IPC w hen operated in the 
single expanded mode. The low er 8 address lines and  th e  8 d a ta  lines of the 
local bus w ere m ultip lexed  using th e  IPC A ddress S trobe(A S) signal. The local 
bus tim ing  diagram  fo r  read and  w rite  cycles is show n in figure 4.2. A 2K byte 
EPROM device w as m apped in to  the  top  o f the  address space so th a t  perm anent 
service rou tines cou ld  be supplied  fo r th e  in te r ru p t vectors and  reset vector 
w hich reside in the  v e ry  top 16 locations o f m em ory. The EPROM w as in itia lly  
program m ed w ith  a m achine code executive m on ito r th a t p rov ided  u tilitie s  to  
aid  in firm w are developm ent and  w as la te r ex tended  to  inc lude th e  debugged 
graphics applications code as w ell. Random  access m em ory w as also included  in 
th e  address map. For s im plicity , tw o  s ta tic  devices of 2K x8 b it organisation 
w ere used. M ore devices could  have been added  b u t the  physical restric tion  of 
on board space p reven ted  m em ory  expansion. T he uPD 7220 occupied tw o  
locations in the  address map.
To su p p o rt the  reso lu tion  and  co lour capability  o f th e  sy stem , a bit m apped 
m em ory, organised as eight p lanes o f 6 4 k x l6  bits, w as required , giving a to ta l 
capacity  o f 1 M byte. D ynam ic m em ory  devices offered the  on ly  sensible 
m ethod of im plem entation  th is  a rray  w hich  kept both the  cost and  size o f the  
fram e sto re  w ith in  acceptable lim its. A t the  tim e o f design the  largest DRAM
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devices availab le w ere o f 6 4 k x l d en s ity . A fram e buffer w as co n stru c ted  from  
128 6 4 k x l DRAM devices, w hich  together w ith  con tro l logic and  video sh if t 
registers and  buffers occupied 2 ex tended  E urocards.
An eight bit colour register w as m apped in to  the IPC address space. I t w as set 
before d raw ing  to  the  fram e sto re  com m enced so th a t its  d a ta  cou ld  be d irec tly  
used to  program  the pixel co lour num ber du ring  subsequent d raw in g  cycles. 
T h is fea tu re  m ade m u lti-p lan e  d raw in g  cycles as fa s t as those of a single plane. 
H ow ever it d id  rem ove the  logical m od ify  operations of the  uPD 7220 because it 
p reven ted  it from  executing a tru e  read -m o d ify -w rite  cycle d u rin g  d raw ing . In 
fact, du ring  the read p a rt o f a read -m o d ify -w rite  cycle, the  uPD 7220 w as 
forced  to  read a bit p a tte rn  o f a ll zeros, and  a d raw ing  m ode used to  ensu re  th a t 
a ll the  appropria te b its o f th e  c u rre n t w ord  w o u ld  be set. T w o  d ifferent 
techniques could  have been used  to  p erm it th e  uPD 7220 to  do  logical operations 
on d a ta  in the  fram e sto re . F irs tly , m u ltip le  invocations o f each draw ing  
com m and could  have been given, one fo r each b it o f the  logical pixel bu t, in an 
application w here th e re  a re  eight b its representing each logical pixel, th is  
technique w ill degrade perfo rm ance m ore th an  eight fo ld . T he second technique 
required  m u ltip le  CRT co n tro lle rs  such  th a t th e re  w as a uPD 7220 device to  
con tro l each bit plane. C om m ands w ou ld  be issued to  a ll con tro lle rs  
s im u ltaneously  and  executed in para lle l. Hence, no perform ance overheads 
w o u ld  be incurred  w hen using m u lti-p lan e  fram e stores. The q u a n tity  and  cost 
o f hard w are  how ever ou tw eighed  any  advantages th a t m ay be gained by using 
m u ltip le  uPD 7220 devices.
The restric tions im posed by using an ex terna l co lour register d id  no t affect 
th e  system  perform ance w hen  using a graphics s tan d a rd  such  as GKS. The 
concept of d a ta  storage w ith in  th e  fram e sto re  is no t suppo rted  by GKS, and
- 4 . 8 -
com m ands on ly  allow  d raw ing  upon a d isp lay  su rface  ra th e r  th an  the  
processing of d a ta  th a t m ay a lready  be there. The use o f a sim ple co lour register 
is w h o lly  adequate  in these instances.
It became apparen t th a t some m ethod of reading da ta  from  the fram e store 
w o u ld  be advantageous fo r d isplaying graphics cursors. A cu rso r m ay be 
d isp layed  by reading d a ta  from  the  s to re  and  executing an exclusive-or 
operation  on it. The re su lt is to  inve rt a ll the  bits representing a pixel and 
hence m odify  its  appearance (co lour) on the screen. W hen the  cu rso r needed to 
be m oved, a second exclusive-or operation w as used to  restore th e  original 
co lour num ber to  all of the  pixels in question. T he d isp lay  m em ory could have 
been d u a l ported , b u t problem s associated w ith  a rb itra tin g  access betw een the  
uPD 7220 and  th e  IPC, an d  the  level of hard w are  m odifications required  to  
achieve th is  ru led  ou t d u a l porting. Instead, the  m ethod used invo lved  catching 
th e  requ ired  pixels as th e y  w ere being sh ifted  o u t of th e  video sh if t registers. 
The h a rd w are  to  im plem ent th is  fea tu re  consisted of a program m able counter, 
th ree  latches, a tr i-s ta te  buffer and  a sm all am o u n t of logic. A lthough  th is  
im plem en tation  w as inefficient, i t  w as pow erfu l enough to  d isp lay  a m oving 
cross ha ir cu rso r u nder con tro l from  a joystick  in p u t device w ith o u t noticeable 
delay .
The uPD 7220 provides su p p o rt fo r p ic tu re  zoom using a m ethod of pixel 
replication by repeated ly  accessing a single scan line f  rom one to  sixteen tim es 
before passing to  the  next one. T h u s the  picture m ay be zoom ed in th e  vertical 
d irection  w ith o u t ex ternal h a rd w are  support. To p rov ide zooming in th e  
horizon tal d irection requires fa s t ex ternal devices to  th e  uPD 7220 th a t  are  
capable o f operating a t th e  pixel clock speed of 30M hz. These devices m u st 
d iv ide  the  pixel clock by th e  zoom facto r and  condition the  loading o f the video
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sh if t reg isters to  en su re  th a t  a contiguous d isp lay  is obtained.
Scrolling o f th e  d isp lay  is achieved by m odify ing  the  s ta r t  address of 
m em ory w here  p ic tu re  refresh  scanning is to  commence. T h is fea tu re  is w ho lly  
con tro lled  by the uPD 7220 and  perm its  sm ooth vertical scrolling  and 
horizon tal scro lling  in d iscrete  steps of sixteen pixels.
Upon com pletion of a graphics request from  the  host processor, the  IPC 
executes a w rite  cycle to  one of its  I/O  po rts  to  set and  then  reset a flip-flop 
register. T he o u tp u t o f th is  register is used to  signal th a t  an in te rru p t shou ld  be 
generated  by a backplane in te rru p t s ta te  m achine fo r th e  a tten tio n  o f the  host 
processor. W hen th e  host processor perfo rm s an in te r ru p t acknow ledge cycle, 
th e  in te r ru p t s ta te  m achine w ill clear its  request, if appropria te . T h is technique 
enabled graphics requests  to  be issued to  th e  IPC in th e  m ost efficient m anner. A 
block d iagram  of th e  com plete IGP system  is show n in figure 4.3.
4.2.6 System  firmware.
The production  of firm w are  fo r th e  system  w as eased by the  use o f various 
so ftw are  tools. T he TRIPOS operating system  had an assem bler fo r the  MC6801 
capable o f producing assem bled o u tp u t in "S" record form at[42] w hich w as 
su itab le  fo r  transm ission  to  a com m ercial EPROM program m er. A m achine 
code executive m on ito r fo r  th e  MC68121 w as availab le  from  M otorola to  enable 
efficient program  developm en t fo r th is  m icroprocessor[43]. T his m on ito r resides 
in 256 by tes  of the  2K by te  EPROM and  offers fu n c tio n s  to  load, test and  
in itia te  u se r application  firm w are in the  local bus RAM. The developm ent 
env ironm en t w as com pleted  by a program  w ritte n  in BCPL to  read  the  "S" 
record files produced by the  assem bler and  use these to  load and  ru n  graphics 
applications p rogram s by using th e  functions of the  M C68121 m onitor. The
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program  allow ed the  s ta r t  address and  stack  po in ter to  be se t an y w h ere  w ith in  
th e  local RAM address space.
The se t of functions to  be perform ed by the  so ftw a re  on th e  IGP system  w ere 
d irec tly  m odelled on those necessary to  im plem ent the GKS set of o u tp u t 
p rim itives. Some o the r fu n c tio n s  w ere also  added  w hich  could  have been 
accessed by the  escape m echanism  of GKS, o r could have been used d irec tly  by 
a non GKS application. A protocol w as defined to  rep resen t how  the da ta  w ould  
be tran sfe rred  through th e  shared  m em ory area of 128 bytes. The m echanism  
consisted  of a single b y te  to  indicate th e  function  requ ired , w ith  any  da ta  
fo llow ing  th is  by te  being specific to  th e  function  being perform ed. A ppendix B 
gives a com plete specification o f th e  d a ta  fo rm at requ ired  in th e  shared  m em ory 
fo r  each com m and.
Due to  the  lim ited  am o u n t o f shared  m em ory, th e  d r iv e r  so ftw a re  runn ing  on 
th e  M C68000 had to  s p lit  p rim itiv e  specifications in to  b locks, sending each 
block u n til the  com plete p rim itiv e  had  been p lo tted .
The com plete list of fu n c tio n s  suppo rted  com prise po ly line , po lym arker, 
charac ter p lo tting  (b it m apped ch arac ters), clear screen to  background colour, 
co lour paletle  program m ing, zoom fac to r program m ing, scro ll setting , cursor 
echo positioning, and c h a ra c te r /m a rk e r  ty p e  program m ing.
A ll these functions are  u se fu l in GKS w o rk sta tio n  applications w here they  
m ay reduce the  am o u n t o f so ftw a re  sim u la tion  requ ired  in representing a 
p rim itiv e  on a raster scan sy stem . C olour pale tting  enables a co lour num ber to  
be associated w ith  a p a r tic u la r  com bination  o f in tensities fo r  th e  red, green and 
blue p rim ary  d rive  signals fo r  th e  d isp lay  m onitor. W hen in itia lisation  occurs 
a t system  reset, on ly  tw o  co lou r nu m b ers  are  se t up, co lour 0  being black and
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colour 1 being w hite .
T he cu rso r positioning com m and a llow s echoing on th e  screen of coordinates 
obtained  from  in p u t devices in in teractive  applications. T he firm w are keeps a 
record of the prev ious cu rso r location so th a t an exc lusive-o r operation on the 
pixels associated w ith  it m ay be used to  restore th e  origional colour num bers 
before th e  new  cu rso r location is m arked.
The ch a ra c te r/m ark e r program m ing function  a llo w s the  b it m ap associated 
w ith  each character to be program m ed, hence, a fu lly  program m able character 
set w as im plem ented. The com plete set of bit m aps w ere  s to red  in th e  local 
RAM area, from  w here they  w ere read in to  th e  uPD 7220 p a tte rn  ram  before 
being d ra w n  in to  the  d isp lay  m em ory du rin g  m ark e r o r te x t p lo tting . Each 
character w as specified as a bit m ap on a grid  of 8x8 pixels. C harac ter and  
m arker size scaling betw een 1 and  16 tim es w as program m able, th is  being 
au to m atica lly  achieved by th e  uPD7220 as it w as d raw ing .
The zoom ing and  scrolling  functions caused th e  IGP to  program  the  in te rn a l 
registers of th e  uPD7220 according to  the param eters  passed from  th e  host 
m icroprocessor.
4 3  An Overview of the Hitachi HD63484 CRT Controller.
The uPD 7220 CRT C on tro lle r had  no com m ercial com petition  from  o th e r 
m an u fa c tu re rs  fo r over th ree  years, bu t in 1985 several o th e r  custom  VLSI 
design houses released CRT C on tro lle rs  w ith  fu n c tio n a lity  th a t  surpassed th a t 
of the  uPD 7220. One such device, th e  HD63484[17], fro m  H itachi allow ed  th e  
construction  o f a sm aller, cheaper, ye t m ore p o w erfu l graphics system  than  
th a t of the  IGP.
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T he need fo r a new  single board graphics system  w as  also increased w hen the  
S ingle Board C om pu ter (SBC) became available. W ith  th e  add ition  of a 
p o w erfu l graphics sy stem , the  SBC could be used to  m an u fac tu re  a m inim um  
configuration w o rk sta tio n  for personal use. The H itachi ACRTC w as chosen fo r 
th is  application because of its com patib ility  w ith  th e  M C68000 fam ily  of 
devices.
F igure 4.4 show s a block diagram  of the in ternal s tru c tu re  of the  HD63484. 
M any of the  fea tu res  first exhibited by the uPD7220 are retained, such as the  
use o f read and  w rite  FIFOs fo r da ta  com m unication. The significant 
im provem ent over th e  uPD7220 comes from  th e  use of th ree  m icrocoded 
processors to  hand le  th e  tasks of draw ing , d isp lay  and  raste r tim ing  contro l. 
The host and  fram e buffer in terfaces, also show n in figure 4.4, operate in 
para lle l w ith  these m icrocoded processors to  m aximize th roughpu t.
T he d raw ing  processor in te rp re ts  com m ands and  com m and param eters  th a t  
have been issued by th e  host processor and  perfo rm s the  requ ired  d raw ing  
operations in the  fram e store. T his processor im plem ents several a lgo rithm s fo r 
generating lines, rectangles, arcs, ellipses and  bounded area fills and  perform s 
the  logical to  physical address tran s la tio n  o f the  p rim itive  coordinates. The 
fu n c tio n s  perform ed  by the  d raw ing  processor th e re fo re  replace an d  surpass 
those o f th e  IGP.
The d isp lay  processor m anages the  screen refresh  d u ring  d isp lay  cycles by 
using a high speed address calcu la tion  u n it to  provide th e  addresses fo r  w indow  
generation and  partition ing  of graphics and  character fram e buffer areas.
The tim ing processor generates CRT synchronization  signals and  o th e r 
in te rn a l signals requ ired  by the  HD63484. Registers w ith in  the  device are
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loaded w ith  values th a t are used  by the  tim ing processor. T h is a llow s the 
sy stem  to  be program m ed to  su it th e  d isp lay  m onito r or o th e r ex ternal 
co nstra in ts .
A lthough the HD63484 con tains over fo r ty  user program m able registers, it 
on ly  occupies tw o  m em ory locations in the  address space of th e  host processor. 
An ind irect addressing  m echanism  is im plem ented, w hereby one of these 
address mapped registers is loaded w ith  the  n um ber of th e  in te rn a l register 
requ ired , w hich m ay then  be addressed  via the o th e r m em ory m apped register. 
A program m ing m odel of th e  in te rn a l registers of th e  ACRTC is show n in figure 
4.5. Sixteen bit w ide FIFOs are  used to  tran sfe r  com m ands and param eters to 
th e  ACRTC. T his is p a rticu la rly  im p o rtan t in high reso lu tion  sy stem s as it 
a llo w s a single (x ,y )  screen coord inate  to  be tran sfe rred  in on ly  tw o  bus cycles. 
A d irec t m em ory addressing in terface  su itab le  fo r the  H itachi H D68450 DMA 
co n tro lle r  operating in single add ress  tra n s fe r  m ode is supported . Program m ing 
th e  ACRTC w ith  com m ands an d  param eters, using chained DMA tran sfe rs , 
enables d isp lay  segm entation to  be supported  w ith  th e  m inim um  processing 
overheads. A tran sp a re n t operating  mode of th e  ACRTC also a llow s DMA 
tra n s fe rs  d irec tly  to  and  from  th e  fram e store.
U nlike the  uPD 7220, th e  HD63484 has a com prehensive in te rru p t 
m anagem ent schem e to  ind icate  th e  s ta te  o f its  d raw in g  processor and  the  
re a d /w rite  FIFOs. T here are  eigh t d ifferen t conditions th a t m ay generate 
in te rru p ts , each of w hich m ay be enabled o r d isabled by w ritin g  to  a p a rticu la r 
b it in an in te rru p t m ask register.
The fram e sto re  in terface can d irec tly  handle up  to  2M bytes of random  access 
m em ory, w hich can be im plem ented  using either s ta tic  o r dynam ic RAM, w ith  
refresh  fo r th e  la tte r  occurring  au to m atica lly  d u rin g  the  horizontal
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synchron iza tion  pulses. The w ay  in w hich the  HD63484 accesses the fram e 
sto re  and  con tro ls  colour in fo rm atio n  show s a significant d ep a rtu re  from  earlier 
CRT con tro lle rs  such as the  uPD 7220. The m em ory  is organised in a linear 
fashion, com prising an a rray  o f 16 b it values, each o f w hich m ay be configured 
to  represent logical pixels consisting o f 16, 8, 4, 2 o r 1 bits. T his a llow s each 
m em ory access to  concep tually  read  vertically  from  th e  fram e sto re  to access 
com plete pixels in one operation. C o lour in fo rm ation  can the re fo re  be d irectly  
con tro lled  by one device w h ils t incu rring  no overheads, and  m aintaining the 
ab ility  to  do logical da ta  operations on d a ta  already  w ith in  the  fram e store.
4.3.1 System Specification
The final specification of a new  graphics system  based on th e  HD63484 w as 
influenced by m any facto rs. T he system  shou ld  be capable o f a perform ance 
th a t w ou ld  equal m any of th e  co lour graphics w o rk sta tio n s  th a t w ere 
cu rre n tly  on th e  m arke t, b u t design tim e and cost w ere  m ajor factors to  be 
considered. The physical size o f th e  final system  w as also  im portan t, being 
lim ited  of approxim ately  150 six teen  pin d u a l in line package equivalents.
To com pete w ith  s ta te  of th e  a r t  ra s te r scan graphics sy stem s w ou ld  have 
required  a video specification o f 1280x1024 pixels in a non-in terlaced  scanning 
fo rm a t w ith  a vertical re fresh  ra te  o f between 50 an d  60H z. The pixel clock 
frequency  fo r th is  d isp lay  fo rm a t w o u ld  have been approx im ate ly  120MHz, 
depending upon th e  tim ing  req u irem en ts  o f th e  d isp lay  m onitor. The high 
frequency  com ponents o f a graphics system  o f th is  specification w ould  have 
required  ECL ty p e  devices, an d  design experience w ith  th e ir  layou t and  
construction  ru les. Since s ta n d a rd  TT L  ty p e  devices w o u ld  s til l  be required fo r 
the low  frequency p arts  of the  sy stem , m any in terface  devices w ou ld  have been 
needed to  connect th e  tw o  incom patib le device fam ilies. T he use of ECL w as
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ru led  o u t fo r  these reasons, and  a s tu d y  m ade of the  new  A dvanced 
S cho ttky (A S ) and  FAST TTL devices being produced  by Fairchild[44] and  
Texas[45]. I t  w as estim ated  th a t AS devices could be used up  to  approx im ate ly  
60M Hz w hen providing logic functions fo r the HD63484 system . W ith  a pixel 
clock o f 60M Hz, a d isp lay  fo rm at of 1280x1024 can on ly  be achieved by using 
an in terlaced  scanning technique. The calcu la tions q u a lify in g  th is  s ta tem en t are 
given in appendix C. The cost o f co lour m onitors w as also considered w hen 
deciding upon the  m axim um  pixel rate, th e re  being an a lm ost linear rela tionsh ip  
betw een video bandw id th  and  cost.
A reso lu tion  of 1024x1024 w as chosen to  give a m anageable m em ory a rray  
size an d  to  a llow  easy factoring  w hen using readily  availab le  DRAM parts.
Because in terlaced  scanning w as to  be used, a co lour m on ito r fitted  w ith  a 
long persistence CRT w as specified to  p rev en t ad jacent lines of a lte rn a te  fields 
w ith  w id e ly  differing lum inance values from  causing an annoying  flickering 
effect. Long persistence CRTs are  su itab le  fo r view ing applications but, w hen 
an im ated  p ic tu res are  required , th ey  can produce u n w an ted  sm earing effects. 
The m on ito r chosen to  in terface  to  th e  HD63484 system  w as th e  M itsubishi C - 
6920[46]. The tim ings fo r  the  sy stem  w ere th e re fo re  program m ed a t 
in itia liza tion  to  be com patible w ith  th is  device.
W hen considering th e  co lour specification o f a system , th e re  are  tw o  m ain 
crite ria  to  define. The first is th e  num ber o f s im u ltan iously  d isp layab le  co lours 
w hich  w ill in tu rn  d ic ta te  th e  num ber o f bits per pixel requ ired . A choice of 
256 co lours w as made, giving 8 bits per pixel. T his w as th e  sam e as the  IGP 
sy stem , and  gave a m em ory a rra y  size th a t w as m anagable and easily  
configured to  su it the  ACRTC. The second criteria  defined how  m any  shades of 
each p rim ary  co lour could  be d isp layed . A quan tiza tion  in to  256 steps w as
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chosen so th a t  a sm ooth  grey scale could  be produced. Three, eight b it video 
d ig ita l to  analogue converto rs  w ere therefore used  to  convert th e  pixel 
in fo rm atio n  in to  d riv e  signals fo r  th e  d isp lay  m onito r. The photographs in 
figure 4.6 w ere taken  d irec tly  from  the  screen of th e  m on ito r to  show  th e  th ree  
sm ooth  p rim ary  grey scales th a t  w ere generated in th is  w ay .
A detailed  descrip tion  of th e  system  tim ings and  ACRTC configuration 
resu ltin g  from  the  decisions described above are given in appendix D.
43 .2  The hardware implem entation.
A p ro to type  HD63484 system  w as constructed  on tw o  extended E urocards 
th a t  w ere joined toge ther to  fo rm  a board o f equal d im ensions to  the  SBC. The 
board  w as fitted  w ith  connectors so th a t  it could  be plugged in to  the  s ta n d a rd  
backplane to  receive pow er an d  SBC bus signals. W irew rapp ing  w as used to  
in terconnect devices.
T he system  clock o f 55M Hz w as generated by a clock o sc illa to r m odule[47]. 
T he clock w as buffered before being used in th e  high speed sections o f th e  
c ircu it and  w as also d iv ided  by eight to  produce th e  clock signal fo r  the  
HD63484. The HD63484 is clocked a t 6.875 MHz to  give a fram e buffer access 
tim e  of 290 nanoseconds(ns), th is  being chosen as th e  m inim um  possible 
w ith o u t v io la ting  th e  DRAM  tim ings. F igure 4.7 show s how  a 4 b it D -type flip 
flop w as configured to  d iv ide  th e  pixel clock by eight, an d  to  generate a fo u r  
phase clock. T he m ethod  is p a r tic u la r ly  usefu l fo r  producing  sh if t  register load 
pu lses w ith  th e  m in im um  of add itio n al logic.
F igure 4.8 show s a block diagram  o f th e  fram e buffer m em ory . Its size of 
1 M bytes is th e  sam e as th a t used in the IGP design, b u t th e  requ irem ent th a t  a 
single card  house th e  new  graphics system  d ic ta ted  th a t  a significant
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im provem ent in packing d en sity  fo r  th e  m em ory a rra y  be m ade. The increased 
reso lu tion  also  p u t very  tig h t res tric tio n s  on tim ing  w ith in  th e  a rray , meaning 
th a t  v ery  close coupling betw een th e  HD63484 and  its  m em ory w as essential. 
The m em ory configuration requ ired  devices w ith  a dep th  of 64k, so the 
increased density  afforded by th e  new  256k DRAM devices could  not be used. 
U n fo rtu n a te ly  64kx4 devices based on 256k b it DRAM technology had not 
become readily  available. A so lu tion  w as found  in th e  use of h yb rid  m em ory 
a rra y s  constructed  from  6 4 k x l leadless devices w hich  w ere soldered onto  
sm all ceram ic s trip s  w hich could  then  be m ounted v e rtica lly  on to  the  graphics 
card  to  give a th ree dim ensional packing o f com ponents. T he h y b rid  packages 
w ere availab le  in 64kx8 bit configurations w ith  a m in im um  cycle tim e of 230 
nanoseconds[48]. A closely  packed sm all m em ory a rra y  helped to  m inim ise 
propagation delays due  to  induc tance  an d  capacitance. D ata m ultip lexing w as 
achieved w ith  fa s t buffers w hich  w ere  tu rn ed  on u n d e r contro l from  the  
address decoding. The tim ing  d iag ram s fo r m em ory access cycles perform ed by 
th e  HD63484 are  given in  figure 4.9. T he very  w ide to lerance of param eters 
quo ted  fo r th e  HD63484 caused p roblem s w hen try in g  to  ensure data  se t-u p  
and  hold  tim ings fo r the  b it m apped m em ory a rra y  w hen  pushing cycle tim es 
to  th e ir  m in im um . To avoid  prob lem s w ith  device varia tio n , the  tim ing signals 
in tended  to  contro l accesses to  th e  fram e  s to re  w ere taken  d irec tly  from  the  on 
board  clock signal being generated  fo r  th e  HD63484. To ensure accurate 
positioning of th e  m any con tro l signals required  by DRAMS, a delay  line w ith  
taps a t 10ns in te rv a ls  w as used. A ccurate  tim ing th ro u g h o u t the  m em ory cycle 
m eant th a t  a delay  line o f 200ns w as required , b u t th e  o n ly  devices available 
w ith  10ns accuracy w ere 100ns m axim um  to ta l d e lay  tim e. DRAM devices 
requ ire  a precharge period a t th e  s ta r t  o f each m em ory cycle, the  specification 
fo r  th e  devices used in th is  design being 100ns[48]. T h is fea tu re  enabled the
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novel c ircu it fragm en t show n in figure 4 .10 to  be u sed  to  give a 200ns accurate 
de lay  from  a single 100ns delay  line. T he m em ory tim ing  diagram  generated  by 
th is  c ircu it is show n in figure 4.11. S tan d a rd  AS T T L  m u ltip lex er devices w ere 
used to  ensure th a t the  row  and  colum n addresses w ere p resented  to  the 
m em ory a rray  w ith  the m inim um  delay .
A ddress decoding fo r RMW  cycles is perform ed by conditioning th e  colum n 
address strobe (CA S) signals so th a t they  only  become active fo r  th e  required  
bank of m em ory w ith in  the  fram e store. Each m em ory  cycle s ta r ts  w ith  a Row 
A ddress Strobe (RAS) signal to  every , m em ory bank  so th a t  th e  unselected  
banks w ill receive a RAS on ly  refresh  cycle. T h is  techn ique p rovided  the  
fa s te s t access m ethod bu t also increased power consum ption , as the  w hole 
m em ory a rra y  w as a lw ay s  active. D isplay cycles requ ire  d a ta  to  be accessed 
from  a ll m em ory banks and  hence th e  CAS signal is m ade active to  all planes 
d u rin g  th is  tim e. A Program m able Read O nly M em ory  (PROM ) w as used to  
decode th e  HD63484 signals th a t ind icated  w h a t ad d ress  an d  w h a t ty p e  of 
m em ory  cycle w as u n d er w ay  in to  th e  conditioned  CAS signals fo r each 
m em ory  bank.
Eight sh if t registers, each of 16 b it length , w ere requ ired  to  co n v ert th e  128 
b its of d a ta  accessed from  the  b it m ap du ring  each d isp lay  cycle in to  a high 
speed 8 b it pixel s tream . The pixel clock o f 55M Hz produced  pixels a t  th e  ra te  
o f one every  18ns, w hich represents a d a ta  rate of 440  M bits per second. In the  
IGP design, tw o  eight bit sh if t registers had been cascaded, w ith  the  serial 
o u tp u t of one feeding th e  serial in of th e  o ther. T h is m ethod  w as no t possible 
w ith  th e  8 bit devices availab le a t th e  tim e due  to  th e  large d a ta  se t-u p  tim e 
requ ired  a t th e ir  serial inpu t. Instead , 16 bit devices th a t  had  recen tly  been 
in troduced  by Fairch ild  using th e ir FAST technology w ere  specified.
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T he generation o f high speed con tro l signals to  condition  s h if t reg ister loading 
w o u ld  have been s tra ig h t fo w ard , if  d isp lay  zoom ing and  h a rd w are  cu rso r 
fu n c tio n s  had no t been required . The decision to  lim it th e  design to  an all TTL 
im plem entation  provided m any problem s w hen try in g  to  im plem ent 
program m able coun ters  capable o f operating a t th e  pixel frequency  of 55M Hz. 
F airch ild  FAST devices w ere again used to fu lfill th e  speed requ irem en t. F igure 
4.12 show s how  th e  zoom co u n ter w as im plem ented. A h a rd w are  cross hair 
cu rso r also required  a program m able coun ter because the  HD63484 w as unab le 
to  id en tify  a single vertical pixel location. Instead, the  H D63484 prov ided  a 
signal th a t w as active d u ring  th e  w ord  access contain ing  th e  requ ired  pixel, 
w hich  relied on ex ternal h a rd w are  to  pick the  requ ired  pixel from  th a t  group  of 
16. T he horizontal com ponent o f the  cross hair m ay, how ever, be con tro lled  
so le ly  by th e  HD63484. F ou r b its  from  th e  program m able a t tr ib u te  w o rd  of 
th e  HD63484 are used to  load th e  cu rso r coun ter w hich  w as reset a t  th e  s ta r t  of 
each d isp lay  cycle. The requ ired  pixel w as then  identified w hen  th e  ca rry  
o u tp u t pulse o f the  coun ter became active. The x and  y  cu rso r signals w ere then  
com bined to  force the  pixels th a t  w ere u n d er th e  cu rso r to  a ll zeros.
T he flexibility o f colour generation is g reatly  increased by th e  use of a co lour 
look up  table. W ith  eight b its representing each pixel on th e  screen, a to ta l of 
256 co lour num bers m ay be generated a t any  one tim e. T he co lour look up  
tab le  consisted in th is  instance of th ree  sets of d u a l p o rted  random  access 
m em ory , each configured as 256x8 bits. The colour num ber o f each pixel w as 
used  to  address these th ree  blocks o f m em ory, w ith  th e  resu ltin g  accessed d a ta  
being latched  in to  th ree  video d ig ita l to  analogue co nverto rs  to  produce th e  red, 
green and  blue p rim ary  d riv e  signals fo r th e  co lour m onito r. Since the  co lour 
look up  tab le and  video D /A  converto rs  w ere requ ired  to  w ork  a t 55M hz, ECL. 
ty p e  RAMS w ith  access tim es in the  o rder of 15ns w o u ld  have been required ,
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toge ther w ith  logic level converto rs  to  in terface them  to  th e  TTL pixel signals. 
Specialized eight b it v ideo  D /A  converto rs  w ou ld  also  have been required  to  
produce th e  final RGB d riv e  signals. To produce such a colour look-up  system  
w o u ld  have requ ired  a large num ber o f discrete com ponents and  a large PCB 
area. C ircu it design and  la y o u t w o u ld  also have been a critical consideration. 
Instead , a h y b rid  m odule com plying to  th e  required  specification w as used. I t 
contained a ll the  fu n c tio n a l blocks o f a colour look up  table, including the 
video D /A  converto rs, y e t occupied on ly  tw o square  inches of board area. A 
block diagram  of th e  m odule is show n in figure 4.13.
B lanking th e  video pixel s tream  d u rin g  flyback proved difficult as the 
HD63484 signal fo r th is  purpose became active one m em ory cycle too late. This 
fea tu re  w as inc luded  so th a t  sm ooth  scrolling  c irc u itry  could  be m ore easily 
im plem ented. Since sm ooth  scro lling  w as no t required , ex ternal logic w as added 
to  generate a b lanking  signal from  th e  control signals th a t  indicated  display 
cycles w ere being produced  by th e  HD63484. A Program m able A rray  Logic 
(PA L ) device w as used to  im plem en t th e  logic requ ired  fo r th is  task , th e  
PALASM [49] source equations describing th is  device are  given in appendix E.
The photograph in figure 4.14 show s th e  com pleted HD63484 graphics system . 
A n IC la y o u t d iagram  fo r  th is  system  is show n  in figure 4.15, and  the  
corresponding schem atic c ircu it d iagram s are  show n in  figures 4.16 and  4.17.
4.4 Performance Comparisons.
The H itachi HD63484 CRT co n tro lle r  p erm itted  th e  construction  of a more 
p o w erfu l an d  m ore flexible graphics peripheral th a n  th e  IGP th a t could  be used 
w ith  both th e  single and  m u lti-b o a rd  68000 based com puting system s. The 
HD63484 device itse lf  supp o rted  m uch o f th e  fu n c tio n a lity  th a t had previously
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been provided  by th e  com plete IGP sy stem . The tab le  show n in figure 4.18 
com pares th e  h a rd w are  perfo rm ance o f th e  tw o  system s, w h ile  th e  tab le  in 
figure 4.19 com pares th e ir  fu n c tio n a l specifications. These com parisons show  
th a t  perform ance has been e ith e r equalled  or im proved on all accounts in the 
HD63484 system . Using th is  sy stem  as p a rt of a w o rksta tion  th a t suppo rts  a 
device independent graphics in te rface  w ill the re fo re  bring benefits from  the 
decentralized  sim u la tion  of p rim itives, th e  logical x-y  addressing of these 
p rim itives and  th e  high reso lu tion , high speed d raw ing  th a t it perform s.
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FIGURE 4.6 256  LEVEL GREY SCALE FOR THE PRIMARY COLOURS 
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CHAPTER 5
IMPLEMENTING GKS FOR TRIPOS
5.1 Graphics System Software.
A w orkstation  fo r general purpose engineering and  scientific applications 
m u st provide a device independent in terface to  its  h a rd w are  facilities if i t  is to  
benefit from  supporting  com m ercially  availab le CAD so ftw are . The first 
in te rna tionally  accepted s ta n d a rd  fo r  com puter graphics GKS, became the 
n a tu ra l choice to  ensure th a t  th is  procedure w as adhered  to. An overv iew  of 
GKS w as presented in chap ter 3, and  th is  chap ter describes th e  practical 
im plem entation deta ils  o f GKS fo r th e  TRIPOS operating  system  w ritten  in 
BCPL.
5.2 A GKS Implementation for TRIPOS.
The im plem entation of GKS fo r  TRIPOS, to  be know n as TGKS, is based on 
th e  specification in the  B ritish  S tan d ard s  In s titu tio n  docum ent, num ber BS 
6390:1983[2l], w hich describes th e  ab s trac t function  se t and  d a ta  s tru c tu re s  
associated w ith  GKS. W hen  w o rk  com m enced on TGKS th e re  w ere tw o  
program m ing languages availab le  u n d er th e  TRIPOS operating  system , these 
being BCPL and  FORTRAN 66. BCPL w as chosen fo r  th e  fo llow ing  reasons. 
F irs tly  it is the  system  program m ing language of TRIPOS and , as such , provides 
a very  pow erfu l link  w ith  th e  fu n c tio n a lity  o f th e  operating sy stem . D irect 
access to  th e  kernel p rim itives th a t  con tro l com m unication betw een ta sk s  and  
d riv e rs  a llow s very  efficient d a ta  tra n s fe r  to  the  physical graphics devices, 
w hich is p a rticu la rly  im p o rtan t in TGKS w here  da ta  flow is high due  to  the  low
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level in terface o f th e  devices used. Secondly, th e  block s tru c tu re d  n a tu re  o f 
BCPL w ith  its  m any  looping co n stru c ts  read ily  su p p o rts  th e  im plem entation  of 
graphics algorithm s and im proves th e  readab ility  of th e  resu lting  code. Since 
BCPL is a typeless language, it a llow s g reat flexibility in m odelling the abstrac t 
data  types of GKS. A basic set of operators fo r  integer and  floating point 
m anipulation are availab le fo r variab les representing these types. A lso available 
is a set of poin ter operators to  su p p o rt m em ory indirection allow ing  an elegant 
and  efficient im plem entation of th e  GKS in ternal d a ta  s tru c tu re s  to  be made. 
F inally , the  use of the BCPL G lobal V ector fo r linkage betw een the  application 
program  and  the  GKS lib ra ry  o f functions obviates the  need fo r a separate 
linkage stage a f te r  com pilation. T he re su lt is a fa s te r  production  o f application 
object m odules w hich is p a rticu la rly  welcom e du rin g  th e  debugging stages o f 
program  developm ent. A lso, sm a lle r object m odules are produced w hich can be 
loaded in to  m em ory fa s te r an d  require less secondary storage space. The 
TRIPOS lib ra ry  m echanism [32] is used to  load th e  TGKS lib ra ry  in to  m em ory 
p rio r to  its  use. D uring th is  process, th e  Global V ector is in itia lized w ith  
poin ters to  th e  TGKS functions, the re fo re  m aking them  pub lica lly  available. 
The GKS lib ra ry  then  resides in m em ory ready to  be used  by th e  application 
program , w hich is ru n  as a co -rou tine  to  th e  users CLI task . Since co-routines 
share the  sam e global vector, linkage to  th e  GKS lib ra ry  by th e  application 
program  is perform ed au to m atica lly .
5.2.1 A BCPL Language Binding for TGKS.
A language binding fo r  GKS specifies how  the  ab strac t d a ta  ty p es  used in th e  
GKS docum entation  are  m apped on to  th e  da ta  ty p es  supported  by the  host 
language. I t also  specifies how  th e  the  ab strac t function  nam es and  argum ent 
lists  of th e  docum ent are  m apped on to  th e  host language fun c tio n  specification.
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The fea tu res  o f th e  block s tru c tu re d  language BCPL have affected how  the  
binding has been im plem ented, resu lting  in differences to  th e  F77 binding of 
A NSI[2l].
T here are  six sim ple abstrac t d a ta  types defined by GKS. These are integer, 
real, string , poin t, nam e and  enum erated  type. H igher level d a ta  types are also 
specified, these resu lting  from  a com pound o r com bination o f th e  low er level 
types. The m apping from  sim ple GKS type to  BCPL ty p e  w as done in the 
fo llow ing w ay . Integers and  reals are s tra ig h t fo rw ard , th e ir use being 
con tro lled  s im p ly  by th e ir context. The GKS s trin g  ty p e  is m odelled by the 
BCPL s trin g  hand ling  m echanism , w hich packs th e  character values in to  BCPL 
w ords to  give th e  m ost economical form  of storage. The va lue  of a BCPL string  
is a po in ter to  th e  vecto r containing th e  string . A GKS poin t is represented by a 
pair of BCPL po in ters w hich are  th e  addresses w here th e  x and  y values 
associated w ith  th e  po in t are s to red . This representation  is easily  extended to  
represent a com pound o f n poin ts w here the  BCPL poin ters a re  th e  addresses of 
x and  y vectors o f length  n. The GKS nam e type Is m odelled by  th e  BCPL string  
m echanism . F in a lly , th e  GKS enum erated  type  uses th e  BCPL m an ifest constan t 
declaration  to  associate an in teger constan t w ith  th e  GKS enum erated  
identifiers.
The BCPL com piler places no restric tion  on th e  length  of fu n c tio n  nam es and  
a ll th e  characters  of a nam e are significant, so th e  ab strac t GKS function  nam es 
w ere m apped d irec tly  on to  BCPL function  nam es. W ords w ere  delim ited  by 
fu ll  stops, an d  certa in  com m on GKS abstrac t w o rd s such as inquire w ere 
shortened  to  inq. W ords such as OF w ere rem oved to  keep th e  definitions 
concise. As an exam ple, th e  TGKS binding tran sfo rm s  th e  GKS nam e "OPEN 
GKS" to  "open.gks" and  th a t of "INQUIRE SET OF OPEN WORKSTATIONS" to
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"inq.set.open. workstations".
The consequence o f chosing such a binding does re su lt in som e of th e  function  
nam es becoming unw ie ld y . For exam ple, "SELECT NORMALIZATION 
TRANSFORM" becomes se lec t.norm alization .transform . This problem  is, 
how ever, offset by the  fa c t th a t  sub ro u tin e  nam es are close to  the  n a tu ra l 
language and  do  no t requ ire  the  program m er to  rem em ber abbreviations. Annex 
C of BS 6390:1983 lays dow n several guide lines fo r im plem enting a language 
binding, and  R ule L2, "A one-to-one m apping from  language functions  to 
ab strac t fu n c tio n s  is preferred ," w as in te rp re ted  lite ra lly .
The GKS ab s trac t functions  are m odelled by th e  BCPL function  mechanism  
using the  VALOF-RESULTIS co n stru c t to  re tu rn  a v a lue  to  the  caller. This
v alue represents th e  e rro r  ind icator o f GKS a n d  corresponds t a  th a t defined in -----
th e  s tan d ard . If th e  fu n c tio n  w as successful, an e rro r  value  of zero is re tu rn ed  
to  th e  caller.
Param eters are  passed as argum ents  to  th e  GKS functions, w ith  th e  type  
representation  described above. The u n w a ry  program m er m ay fa ll in to  traps, as 
th e  explicit lack  of d a ta  ty p e  checking could re su lt in u n u su a l o r obscure 
fa u lts .
5.2.2 The Device Independent/Device Dependent Interface.
The application in te rface  o f GKS is independent of th e  physical devices it  is 
d riv ing , bu t, w ith in  an y  im plem entation  of GKS there  m u st be a po in t w here 
processing becomes device dependent. The definition of th is  Device 
Independent/D evice D ependent in terface(D I/D D ) w as m ade v e ry  early  on in 
th e  design of TGKS and  w as the re su lt o f m any facto rs, including the  physical 
devices th a t TGKS w as to  drive, and  how  easy it sho u ld  be to  add  new  devices
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to  the se t th a t a lready  existed . The placing of th e  D I/D D  interface also had 
repercussions affecting how  TGKS w as im plem ented.
The function  set of th e  D I/D D  in terface m ay range from  only  a very  few  
sim ple graphical operations a t th e  low est level to  a lm ost all the GKS function  
set in very  device specific im plem entations. The GKS stan d ard  in troduces an 
abstrac t D I/D D  in terface called  th e  w orksta tion  in terface. The functionality  of 
a GKS w o rksta tion  w as described in chap ter 3 and  represents th a t of an ideal 
physical device. If th is  in terface  is adopted, then th e  stage of defining ano ther 
DI/DD in terface  is avoided. A lthough  some m an u fac tu re rs  have produced 
graphical equipm ent th a t  p resen ts th e  host com puter w ith  a "GKS w orksta tion  
interface"[50], th ey  are expensive and  it is very  u n lik e ly  th a t  TGKS w ou ld  be 
required  to  d riv e  such  devices. W hen driv ing  sim ple devices w ith  a DI/DD  
interface a t the  GKS w o rk sta tio n  level, considerable am oun ts  of program  code 
w ill reside in th e  device dependen t section, m aking th e  addition  of new  devices 
a leng thy  process.
For TGKS, a separate  D I/D D  in terface w as designed th a t reflected th e  
fu n c tio n a lity  of th e  devices th a t  it  w as reasonably  expected to  drive. W hen 
TGKS w as im plem ented  th e re  w ere  fo u r  physical devices available, these being 
the  T hom son-E fcis EF9365 system [24], th e  IGP sy stem  described in chap ter 4, a 
d a ta  te rm in a l w ith  TEKTRONIX em ula tio n [5 l] an d  a pen plotter[52). A ll these 
devices w ere capable o f p lo tting  points, d raw ing  lines and  draw ing  characters. 
T hey w ere also capable o f sim u la ting  some of the  geom etric and non geom etric 
a ttr ib u te s  of GKS such  a line type , character size and  colour w ith  lim ited  
accuracy. Since th e  m ethod  o f producing a ttr ib u te  s im ula tion  in these cases is 
very  device specific, i t  w as  decided th a t  a ttr ib u te  in fo rm ation  should  be passed 
across th e  D I/D D  in terface  so th a t th e  device d riv e rs  could  exploit the fea tu res
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of the h a rd w are  in the  m ost efficient m anner. F ollow ing these guide lines lead 
to  a D I/D D  function  set o f on ly  six graphical operations and  tw o  u tilitie s  fo r  
device and  in te rn a l TGKS tab le  m anagem ent. T he  six graphical operations are 
clear d isp lay , d raw  line, d ra w  m arker, plot character, update  th e  colour look 
up  tab le  and  inquire  co lour in tensity  w hich re tu rn s  the red, green and blue 
m agnitudes associated w ith  th e  inquired  colour num ber. A com plete description 
o f th e  D I/D D  function  set and  its associated param eters is given in appendix F.
The low  level DI/DD  in terface of TGKS is ideal fo r  the  devices it is required  
to  d rive. The function  set is sm all and  easily  defined, m eaning th a t  new  devices 
m ay be added qu ick ly . A typ ical device dependent d riv e r  is less th an  300 lines 
long. Because th e  d riv e rs  are  sm all, the re  is no repetition  of s im ula tion  code fo r  
unsupported  functions  such  as area filling. The d isadvan tage w ith  the  D I/D D  
in terface o f TGKS is its  inflexibility  in efficiently d riv in g  "intelligent" graphics 
devices, since these w ill be trea ted  as though they w ere dum b.
52 ,3  Storage Management
T here are  m any  dynam ic d a ta  s tru c tu re s  defined in th e  GKS s tan d ard . T he 
w o rk sta tio n  s ta te  list, fo r exam ple, is allocated  and  in itia lized  d u ring  an 
invocation o f Open W o rksta tion  and  th en  de-allocated  du rin g  th e  m atching 
Close W ork sta tio n . The in te rn a l m em ory requ irem en t o f GKS m ay  
concep tually  grow  w ith o u t lim it. T he  num ber o f s im u ltan io u sly  open 
w orksta tions, o r q u a n tity  of segm ent storage requ ired  by an  application 
program  using GKS is also u n k now n  before hand.
The d a ta  s tru c tu re s  passed to  GKS m ay  also be o f variab le  length  and these 
w ill require m odification in te rn a lly  by the  im plem entation . A lgorithm s to  
perform  th e  tran sfo rm a tio n  of co-ord inates and  clipping to  w indow s, fo r
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exam ple, w ill requ ire  tem porary  storage fo r param eters.
The so ftw are  sim ulation  required  by graphics sy stem s to  fill the  void 
betw een th e ir fu n c tio n a lity  and  th a t of an ideal GKS w o rksta tion  w ill also 
require unspecified am oun ts  of tem porary  storage. The fill area algorithm s fo r 
exam ple! 13] have a storage requ irem ent th a t is dependent on the num ber of 
vectors com prising the figure, and  the num ber of edges th a t a p articu la r scan 
line cu ts  as it passes f  rom one side of the  d isplay to th e  o ther.
W hen Open GKS is called , a param eter is passed from  the  application program 
to  indicate th e  m axim um  am o u n t o f storage th a t GKS m ay use in te rn a lly  fo r 
th a t p a rtic u la r  invokation . In th is  im plem entation the  num ber passed to  GKS 
w as used d irec tly  to  a llocate  a block of m em ory from  th e  heap using the  BCPL 
lib ra ry  rou tine  GETVEC[32]. T his block is re tu rned  to  th e  operating system  
w hen GKS closes using th e  rou tine  FREEVEC.
T here are  th ree  ro u tines to  the  storage m anagem ent system , INITBLK, 
GETBLK and  FREBLK. INITBLK is used to  m ark the  first and  la st cells of the  
block ob ta ined  by GETVEC so th a t  th e  algorithm s GET and  FREE m ay 
function  co rrec tly  w hen  first called. GETBLK uses a first fit algorithm  to  
allocate blocks of variab le  size and , if  required, w ill coalesce ad jacent free 
blocks to  ob ta in  th e  specified am o u n t o f m em ory. If successfu l, i t  re tu rn s  a 
po in ter to  th e  a llocated  vector and  zero if  it w as not. The FREBLK rou tine 
sim ply  m ark s  th e  block as being free so th a t  subsequent calls  to  GETBLK m ay 
re-use it.
5.2.4 The Internal Data Structures o f TGKS.
The in te rn a l da ta  s tru c tu re s  defined in the GKS s tan d a rd  w ere described in 
chap ter 3. T hey  are  a ll b u ilt from  th e  six basic abstrac t types  o r a com bination
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of these, and  are  represented  in TGKS using the ru le s  defined fo r th e  language 
binding. The descrip tive  GKS d a ta  s tru c tu re s  m ust become available a f te r  a call 
to  Open GKS is m ade, b u t some of the  s ta te  lists are  o f a tran s ito ry  n a tu re  and 
th e ir existence w ill depend upon the  tra il of GKS functions th a t have 
p rev iously  been perform ed.
To m axim ize th ro u g h p u t, a ll the  GKS d a ta  s tru c tu re s  are held  in m em ory 
d u ring  the  course o f th e ir  existence. If, fo r exam ple, a w orkstation  is opened, its 
s ta te  list is se t up  in m em ory and  rem ains resident un til the w orksta tion  is 
closed w hen th e  lis t is freed  and  the  storage space re tu rned  to  the GKS heap. 
The d a ta  lis ts  are  a ll single dim ension vectors w hich contain bit p a tte rn s  
representing e ith e r th e  sim ple GKS types d irec tly , o r  a pointer to  a higher level 
s tru c tu re  such  as th e  bund le  tab les in  th e  w o rksta tion  description list. The 
offsets in to  each d a ta  lis t vector are  associated w ith  identifiers using th e  
m anifest co n stan t dec lara tion  o f BCPL. These identifiers w ere grouped together 
in a header file so th a t  th e y  cou ld  be m ade public to  the  TGKS subrou tines and  
served  to  define th e  exact configuration th a t  each vector shou ld  take. In th is  
w ay , a com plete defin ition o f th e  d a ta  s tru c tu re s  o f TGKS could  be defined 
before the  coding o f su b ro u tin es  com m enced.
A ll th e  descrip tive  in fo rm atio n  abou t TGKS an d  the  w orksta tion  types it  
supp o rts  is residen t w ith in  th e  loadable object code form ing the  TGKS lib ra ry . 
Each TGKS descrip tive  l is t  is in itia lized  using d irec t assignm ent sta tem en ts  th a t  
are  grouped in to  in d iv id u a l subrou tines, one fo r each list. In th is  w ay , adding a 
new  w o rk sta tio n  requ ires th e  w ritin g  o f a sub ro u tin e  to  initialize its  description 
list. In practice, th is  is no problem  as th e  sub rou tine  has a w ell defined 
s tru c tu re  and  m ay s im p ly  be copied from  an existing w orksta tion  and th e  
necessary m odifications m ade. The new  sub rou tine  m ust then be added to  the
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TGKS lib ra ry  o f subrou tines, and  a call to  it  in serted  in to  th e  in itia liza tion  
sub rou tine  o f TGKS. A com pilation and  linking stage com pletes th e  necessary 
changes to  add  a new  w o rk sta tio n  description list to  TGKS.
O ther techniques w ere considered in an a ttem p t to  allow  in itia liza tion  d a ta  to  
be specified to  TGKS in a m ore convenient m anner. Such d a ta  cou ld  have been 
localized in a special fo rm a t header file, b u t th is  w o u ld  s til l  requ ire  TGKS to  be 
re-com plied w hen m aking param eter changes. T he op tim um  so lu tion  w ou ld  
have been to  generate a description file th a t contained a ll th e  necessary 
inform ation . T his file cou ld  then  be updated  w ith  param eter changes or 
in form ation  ab o u t new  w o rk sta tio n s  w ith o u t requiring  a re-com pilation of 
TGKS.
A ll the d a ta  s tru c tu re s  of TGKS are linked  together to  form  a tree  s tru c tu re . 
A path  exists fro m  th e  roo t o f th is  tree  to  any  piece of in fo rm ation  th a t m ay be 
required  by th e  in te rn a l ro u tines o f TGKS. Because BCPL su p p o rts  operato rs to  
handle m em ory po in ters and  m em ory indirection In an efficient m anner, d a ta  
m ay be accessed very  q u ick ly  by  traversing  the  TGKS tree  s tru c tu re . A location 
in the  BCPL G lobal V ector called  th e  gks-po in ter is reserved  as th e  root o f th e  
tree, and poin ts to  th e  firs t d a ta  s tru c tu re  in th is  tree. F igure 5.1 show s the  
organisation o f th is  s tru c tu re . The first e lem ent is used to  s to re  th e  GKS 
operating s ta te . T he second elem ent is a poin ter to  th e  GKS descrip tion  tab le  and  
th e  th ird  po in ts to  th e  GKS s ta te  list. T he fo u rth  elem ent po in ts to  th e  first 
w orksta tion  descrip tion  tab le  w hich is then  linked  on to  subsequen t description 
tables, so th a t  th is  s tru c tu re  m ay be easily  ex tended to  accom m odate new  
w orksta tion  types. T he fifth  elem ent poin ts to  th e  firs t w o rk sta tio n  s ta te  list 
w hich is again chained on to  subsequen t s ta te  lists, w hich m ay be linked  and  
un linked  easily  as w o rk sta tio n s  are  opened and  closed. The segm ent s ta te  lis t is
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not used, b u t could  po in t to  a linked list of segm ents. The gks e rro r  lis t is 
pointed to  by th e  seven th  elem ent o f th is  in itia l s tru c tu re , and  th e  eighth 
elem ent points to  the  GKS heap th a t  w as allocated  using th e  buffer size 
param eter d u ring  the call to  "Open GKS".
A ll the  TGKS data  s tru c tu re s  are closely m odelled on those defined in the  
GKS docum ent, a lthough fo r  the w orksta tion  description tab le  an add itional set 
of po in ters has been added . These are used to indicate th e  e n try  points to  the 
device dependent fu n c tio n s  fo r th a t particu la r w o rk sta tio n  type . The 
m anagem ent of these po in ters is covered in more de ta il in th e  section on the 
device dependent rou tines o f TGKS.
5.2.5 The Device Independent Layer o f TGKS.
The device independent layer contains a ll the TGKS functions listed  in the 
language binding[53], w hich  m ay be sp lit up in to  th e  fo llow ing  classes of, 
con tro l, o u tp u t, o u tp u t a ttr ib u te , transfo rm ation , segm ent, in p u t, inqu iry , 
u ti l i ty  an d  e rro r handing  functions. Each class of fu n c tio n  s ta r ts  w ith  a phase 
o f e rro r checking, based on the  specification of possible e rro rs  defined in th e  
GKS s tan d ard . Inqu iry  func tio n s  w ill sim ply  re tu rn  an y  detected  e rro r  as th e ir  
value, b u t th e  o ther fu n c tio n s  w ill en te r an e rro r logging phase w hich  w ill 
repo rt th e  e rro r num ber together w ith  its  associated e rro r message. M any 
functions s im ply  update  th e  in terna l TGKS data  s tru c tu re s , o r re tu rn  th e  u ser 
in fo rm ation  contained w ith in  them . T he Set C olour R epresentation function  
also updates the  colour look up  tab le  o f ras te r scan devices.
The positioning of th e  D I/D D  in terface  has forced a ll o f th e  GKS p rim itive  
view ing pipeline processing up  in to  the  DI p art of TGKS. A tw o  stage 
tran sfo rm a tio n  is perform ed  fo r  the  coordinates betw een W orld
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C oord inates(W C ) and  N orm alized Device C oordinates(N D C ) and then  from  
NDC to  Device C oordinates(D C ). A positional clipping algorithm  is used fo r  the  
P o ly m ark er and  T ex t p rim itives. A vector clipping algorithm [8] is used fo r the 
P o ly line p rim itive , and  a polygon clipping algorithm [9] is used fo r F ill Area.
The fu n c tio n a lity  of th e  device dependent in terface d ic tates w h a t sim ulations 
w ill be required  in th e  DI lay er to m ap GKS prim itives to  device dependent 
prim itives. The Po ly line and P o lym arker functions w ere easily produced, bu t 
add itional processing is required  fo r F ill Area, T ext and  Cell A rray .
A rea filling w as perform ed  by a scan conversion algorithm ! 13] w hich 
generates horizon ta l lines to  com pletely shade the  inside o f a bounded polygon. 
T he algorithm  com plies w ith  th e  GKS specification fo r  area filling, w hich s ta tes  
how  se lf in tersecting  polygons shou ld  be filled. T he coordinate in p u t to  th is  
a lgorithm  com es from  th e  o u tp u t of the  view ing pipeline and  w orks in  the  
device coordinate un its .
The cell a r ra y  s im u la tio n  provides th e  m inim um  requ irem ent o f GKS w hich 
is to  d raw  th e  boundaries of th e  ind iv idual cells. T he line d raw ing  rou tine  is 
again used to  p roduce th e  requ ired  ou tp u t.
T he tex t p rim itiv e  o f GKS has 4 geom etric, and  4 non geom etric a ttr ib u te s  
affecting its  appearance. O n ly  th e  size, colour and  te x t d irection a ttr ib u te s  are 
passed across th e  D I/D D  in terface, and  add itional processing is necessary to  
ensu re  th a t th e  te x t o u tp u t produced by th e  lim ited  q u a lity  character 
generators o f th e  physical graphics devices m atch th a t  requested  as closely as 
possible. No s tro k e  precision tex t is available in TGKS.
5.2.6 T h e  D ev ice  D e p e n d e n t L a y e r  o f  TGKS.
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T w o m ethods of passing con tro l across the DI/DD in terface w ere considered. 
T he first, know n  as th e  su b ro u tin e  interface, consists of an e n try  po in t fo r 
every  device dependen t fu n c tio n  required , w ith  the  da ta  being passed as 
param eters to  these sub rou tines. The second m ethod, called th e  da ta  interface, 
consists o f a single sub rou tine , w ith  the device dependent function  being 
encoded and  passed to  th is  rou tin e  together w ith  the  appropria te  da ta  th a t  has 
been packaged in to  som e s ta n d a rd  fo rm . This subrou tine  then  decodes the 
function  and  unpacks th e  d a ta  to  perform  the required  function . A subrou tine  
in terface w as im plem ented  fo r TGKS because th e  da ta  packing and  unpacking 
stages cou ld  be avoided and  the  v ery  sm all num ber of functions required  by 
the  device dependent rou tin es  w o u ld  n o t become cum bersom e.
A su b ro u tin e  in terface  cou ld  be difficult to  im plem ent if m u ltip le  
w o rk sta tio n s  w ere to  be d riv en  b u t the  function  poin ter fac ility  of BCPL 
enabled a sim ple an d  efficient m ethod  o f calling the  device dependent routines. 
T he w o rk sta tio n  descrip tion  tab le  has been extended in TGKS to  hold  the 
po in ters to  th e  device dependen t rou tines fo r th a t  w orksta tion . Since these 
rou tines a re  called  by reference to  th e  w orksta tion  description table, th e ir  
ac tua l nam es are  u n im p o rta n t w hich  m eans th a t no m odification to  th e  device 
independent code is necessary w hen  adding  new  graphics devices to  th e  system . 
T he device dependen t ro u tin es  fo r  each w orksta tion  are  held  in ind iv idual files, 
th e  nam es of w hich  p e rm it them  to  be identified w ith  th e  corresponding 
w o rk sta tio n  nam e. W hen a w o rk sta tio n  is opened, its  device dependent rou tines 
a re  loaded from  th e  file an d  th e  ro u tin e  pointers in the  w orksta tion  description 
lis t are  se t up. A use co u n t is kep t on th e  device dependent rou tines to  p reven t 
them  being m u ltip ly  loaded by s im u ltaneously  open w orksta tions  of the  sam e 
type . W hen th e  la st w o rk sta tio n  o f a p articu la r ty p e  is finally  closed, the use 
coun t fo r its  device dependen t ro u tin es  fa lls  to  zero and  they  are unloaded
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from  m em ory. A single global variab le  is used to  po in t to  th e  device dependent 
in itia lization  rou tine . W hen th e  device dependent code is first loaded, a global 
in itia lisation is perfo rm ed  to  se t up  th is  global po in ter so th a t the  in itia lisation  
rou tine  m ay be called . I t is th is  rou tine  th a t  sets u p  the  pointers to  the  o the r 
device dependent ro u tin es  in th e  w ork sta tio n  descrip tion list. Since th e  in itia lise 
rou tine  fo r a p a rticu la r  w ork sta tio n  is called  once o n ly , its  global variab le  m ay 
be shared  betw een a ll th e  w orksta tion  types.
The six graphical rou tines supported  by the  device h an d le r m ay be 
responsible fo r a certa in  am o u n t o f a t tr ib u te  s im ulation , b u t on ly  in as fa r  as 
exploiting the  fea tu res  of a physical device to  obtain  an o u tp u t th a t  is as close 
as possible to  th a t  requested . A good exam ple of th is  is th e  setting  o f character 
size using th e  zoom d raw in g  fea tu re  o f th e  THOMSON-EFCIS system . Devices 
w ith  th e ir  ow n local intelligence, such as th e  IGP system  and  the  pen p lo tte r, 
require no sim ulation  an d  m ay be passed th e  a ttr ib u te  values d irec tly .
The graphics devices supported  on th e  TRIPOS system  fa ll in to  tw o  
categories. The first o f these contain devices th a t com m unicate w ith  the  host 
com puter using an RS232 ty p e  serial connection, such  as th e  pen p lo tte r . These 
devices necessarily  su p p o rt a d a ta  tra n s fe r  protocol th a t  is ch arac ter based, 
being easily im plem en ted  using th e  s tan d a rd  ch arac ter in p u t a n d  o u tp u t 
rou tines o f th e  host p rogram m ing language. The low er level h a rd w are  fea tu res  
o f th e  RS232 in terconnection  are  shielded  from  th e  TGKS device dependent 
rou tines by th e  facilities  o f th e  program m ing language, so th a t  w ritin g  device 
dependent rou tines fo r  charac ter based protocols is s tra ig h t fo rw ard . For 
TGKS, the  BCPL lib ra ry  rou tines fo r ch arac ter in p u t an d  o u tp u t w ere  used to  
com m unicate w ith  th is  class o f device.
The second class o f devices are  those th a t  com m unicate d irec tly  w ith  the
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m icroprocessor using th e  backplane bus. These devices a re  m em ory mapped, and 
cou ld  be d irec tly  accessed using BCPL assignm ent s ta tem en ts . I t is, how ever, 
m ore efficient to  operate them  as TRIPOS devices, using th e  m ethod described in 
chap ter 2. In these instances, the  device dependent p a r t o f TGKS is m ade up of 
tw o  sections, one w ritte n  in BCPL and  th e  o ther in assem bly  code. The BCPL 
section con tains all the  e n try  points fo r the  DI/DD in te rface  and  the  assem bly 
code section contains a ll th e  rou tines requ ired  by a TRIPOS device. The TRIPOS 
packet passing m echanism  is used to  com m unicate betw een the TGKS task and 
th e  TRIPOS device. Hence, packets m ay be queued to  th e  device as fa s t as they  
are generated , w h ils t th e  device processes the  packets a t  its  ow n speed under 
coordination  from  its  ow n  in te rru p t rou tine . In th is  m anner, th e  m u lti-task ing  
ab ility  of TRIPOS can be used to  im prove th ro u g h p u t, as th e re  is no w aiting 
tim e associated w ith  th e  device com m unication process. The assem bly code 
section o f a TRIPOS device d riv e r m ay be loaded and  un loaded  as it is required, 
and  th is  ta sk  is perfo rm ed  by the  device dependent in itia lise  and  uninitia lize 
rou tines respectively . T he d riv e rs  are  no t an  in tegral p a r t o f the  TRIPOS kernel 
and  th e re fo re  do no t requ ire  a custom ized kernel to  be produced  fo r each new  
device. T he tim e to  produce a new  d riv e r  is considerab ly  reduced by th is  
fea tu re , w hen  com pared to  o th e r operating  sy stem s such  as UNIX w hich 
include th e ir  device d r iv e rs  in th e ir  kernel.
5.2.7 Applications for TGKS.
The TGKS lib ra ry  c u r re n tly  fu lfills  th e  fu n c tio n a lity  requ irem en t o f a level 
Oa im plem entation  of GKS, th a t is, basic o u tp u t and  no in p u t suppo rt. A t th is 
level the re  are  79 u ser callab le  GKS subrou tines. TGKS has been used by 
un d erg rad u a tes  fo r p ro ject w ork  on o rthodon tic  v iew ing  techniques[54], and 
connectiv ity  studies[55], and  has also been used by postg raduates exploring
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th ree  d im ensional graphics[56] and  fo r  a graph p lo ttin g  package[30]. These 
applications h av e  show n  th a t  TGKS has th e  necessary pow er and  speed to  be 
used in a w ide range o f passive graphics applications. In its  present fo rm , TGKS 
consists of ap p rox im ate ly  3000 lines o f BCPL source code and  is capable of 
d riv ing  fo u r ra s te r  scan graphics sy stem s and  one pen p lo tte r. TGKS w as to  be 
th e  basis of th e  graphics package fo r th e  com puter graphics node described in 
chap ter 4 u n ti l  a sw itch  to  UNIX w as m ade in an a tte m p t to  co n stru c t a single 
board  w o rk sta tio n  sy stem  runn ing  the  R u therfo rd -A pp le ton  im plem entation  of 
GKS, called  RAL GKS. A description o f th is  system  and  its  developm ent are  
given in chap ter 6.
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CH APTER 6
A UNIX W O RKSTATION  SU PPO R TIN G  GKS
6.1 A S in g le  U ser UNIX W o rk s ta t io n .
W hen TGKS had reached the GKS level "Oa" fu n c tio n a lity , an appraisal of the 
possible avenues leading to  th e  developm ent o f a general purpose, single user 
w orksta tion  w ere made. Extensions to  TGKS cou ld  have  been m ade to  support 
segm ented d isp lays and in p u t devices, and  hence, a p o w erfu l env ironm ent fo r 
runn ing  CAD applications could  have been co n stru c ted . T here w as, how ever, 
ano ther possible rou te  created  by the  availab ility  o f th e  UNIX operating system  
runn ing  on the Single Board Com puter(SBC). A lth o u g h  th e  TRIPOS system  
offered the  advantages o f being sm all, efficient an d  hav ing  ex tended  sem antics 
to  su p p o rt m ulti-processor system s, its  lack o f su p p o rt p a rticu la rly  fo r 
FORTRAN 77(F77) and  its  re la tiv e  obscurity  am ongst in d u s tr ia l users resu lted  
in th e  UNIX operating system  being adopted fo r  th is  w o rk sta tio n . UNIX is 
w idely  accepted am ongst scientific users and is increasing ly  being applied to  
business m arkets.
W hen th e  hard w are  developm ent o f the  H itachi H D 63484 system  w as 
finished, th e  on ly  com ponent requiring  fu r th e r  developm en t w as an inp u t 
device in terface  to  a llow  th e  SBC w orksta tion  to  com m unica te  w ith  devices 
such as mice and  joysticks. W ith  th is  addition , a com plete  sy stem s solution 
w as availab le  to  produce a single user w orksta tion  ru n n in g  th e  UNIX v5.2 
operating system . The SBC described in chap ter 2 w as com plim ented  by the  
graphics system , together w ith  an additional tw o  m egabytes o f RAM and the 
M ulti-L ink  local area ne tw ork ing  system . An 85 m egabyte h ard  disc system
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w as used as th e  secondary storage media.
To com plete th e  w orksta tion  configuration, a BBC com pu ter ru n n in g  a d a ta  
te rm in a l em u la tion  program  w as used fo r the operato rs console. T he facilities 
of the  BBC com pu ter w ere extended to  enhance th e  in te rac tive  capabilities of 
the  system  by supporting  graphical m ouse and  joystick  in p u t devices fo r GKS.
W ith  th e  h a rd w are  in place, the next phase of design invo lved  the  
developm ent o f th e  sy stem s so ftw are  to  su p p o rt graphics and  CAD 
applications. The w idespread use of FORTRAN for CAD applications d ic ta ted  
th a t  a GKS im plem entation  supporting  the  F77 language b ind ing[2 l] sh o u ld  be 
used. The effo rt requ ired  to  produce a com plete F77 im plem en tation  ru led  o u t 
th is  approach. Instead , a GKS system  w as ported  on to  th e  SBC w o rk sta tio n , an d  
so ftw are  w ritte n  to  a llow  its  use w ith  th e  HD63484 graphics sy stem  an d  a 
GOULD pen p lo tte r .
6.2 GKS Input Model Simulation Using a BBC Computer.
E arlier w o rk  on in terac tive  techniques using th e  TGKS system [56] had  
invo lved  th e  developm ent of an in terface  card  prov id ing  m em ory  m apped 
A nalogue to  D igital converters and  para lle l ports fo r th e  M C68000 sy stem . T he 
A /D  conv erto rs  w ere used w ith  a joystick  con tro l to  give X an d  Y coord ina te  
inpu ts, an d  th e  para lle l po rts  w ere used  fo r  sw itch  ty p e  in p u t. A lthough  th is  
system  w as successfu l, i t  d id  place an add itional processing bu rden  on th e  m ain 
processor. B ette r perform ance and  th ro u g h p u t could  be achieved by em ploy ing  
an I/O  processor dedicated  to  th is  ta sk . If  backplane m oun ted  in p u t devices 
had been used, th e y  w ou ld  have required  th e ir  ow n UNIX d riv e rs  to  be w r itte n  
together w ith  s im u la tion  so ftw are  to  m ap the GKS logical device m odel on to  
the physical devices.
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A serial d a ta  link  com ply ing  to  the  RS432[57] s ta n d a rd  is suppo rted  by the 
BBC C om puter fo r  com m unica tion  w ith  th e  host com puter. In general, th is  link  
is operated  a t 9600 baud.
In keeping w ith  th e  aim s o f d is trib u tin g  as m uch of the  graphics overhead 
from  th e  main processor, it  w as decided to  use th e  BBC com puter as a f ro n t end  
processor to hand le  several in p u t devices. The BBC com puter w as to  run  an 
extended version o f th e  s ta n d a rd  te rm inal em u la to r  and  a com m unications 
protocol defined so th a t th e  SBC w orksta tion  cou ld  con tro l th e  inp u t devices 
connected to  th e  BBC. S trings of com m ands w o u ld  request values from  these 
devices o r in itia lize th e  BBC to  some s ta te  prior to  an in p u t request. The BBC 
com puter is very  flexible, and  has a pow erfu l operating  system  th a t supports  
m any calls  to  con tro l th e  physical devices th a t are  availab le  in its  m em ory 
map.
A ny add itional processing, such  as re triev ing  d a ta  from  th e  w o rk sta tio n  s ta te  
lists upon device in itia liza tion , o r  floating po in t m anipu lation  fo r 
tran sfo rm atio n s w o u ld  be hand led  w ith in  the  w o rk sta tio n . If  required , echoing 
on the  w o rk sta tio n  d isp la y  su rface  w o u ld  also have to  be done by the host 
m icroprocessor. T he BBC in terface  w o u ld  be v e ry  u n ifo rm  how ever, and  th e  
peculiarities of th e  physical in p u t devices connected to  th e  BBC w o u ld  be 
shielded by the  s im u la tio n  so ftw a re  i t  w as running.
For m axim um  flex ib ility , i t  w as proposed th a t  each device class of GKS 
shou ld  be supported  by sev era l physical devices. Before w o rk  com m enced on 
the  BBC In p u t E m u la to r, th e  keyboard  cu rso r keys had  been used to  provide 
graphical inpu t. T he U N IX  w o rk sta tio n  w ou ld  po ll th e  BBC C om puter and  
update X and  Y reg isters depending upon w hich cu rso r keys w ere pressed. 
O ther rou tines w ere th en  used  to  p rovide a cu rso r echo feedback fo r th e
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operator. If the  operato r pressed th e  carriage re tu rn  key , then  a successfu l inpu t 
w as signalled  to  GKS. T he use o f th e  cu rso r keys o f th e  BBC C om puter w ere 
m aintained in th e  in p u t em u la to r, b u t the  keyboard device w as trea ted  as an 
inpu t device in its  ow n right, an d  had an identical con tro l protocol to  the  o ther 
inpu t devices. Hence, th e  keyboard  could  be used to  give inpu t values fo r all of 
the supported  GKS classes in the  sam e w ay  as m ore conventional in p u t devices, 
and could  also use the  sam e so ftw a re  interface. T w o  o the r physical inpu t 
devices w ere a ttached  to  the  BBC com puter so th a t  th e ir  perform ance could be 
assessed in th is application. The first o f these w as a joystick  con tro l w ith  three 
axes of m ovem ent. T he X and  Y axes w ere used fo r  conventional positional use 
w hile  the Z axis w as used fo r  VALUATOR ty p e  inpu t. A fte r  succesful 
operation w ith  th e  joystick  had  been achieved, a m ouse device w as added. Both 
of these devices also  had  push  b u tto n  sw itches w hich  w ere used to  either 
te rm inate  the  request fo r  in p u t an d  re tu rn  a value to  GKS, or to  signal a break 
operation w ith  no re tu rn e d  value . T he BBC com puter also su p p o rts  light pen 
inpu t, b u t th is  w as th o u g h t to  be unnecessary w ith  the  devices th a t  w ere 
a lready  available. T here  are  fo u r  analogue in p u t channels on th e  BBC 
com puter w hich p rov ide A /D  conversion to  a m axim um  accuracy of 12 bits 
each. T hree of these channe ls  w ere used  to  in terface to  the  joystick  con tro l. The 
m ouse w as connected to  th e  BBC user p o rt w hich  provides a very  flexible 
in terface th rough  th e  use o f a V ersa tile  In terface A d ap to r(V IA ) device[58]. In 
th is  application, th e  VIA w as program m ed to  p rov ide a para lle l in p u t w ith  
au tom atic  in te r ru p t generation to  signal changes on th e  p o rt inpu ts.
6.2.1 Developing ROM based Softw are for the BBC Computer.
The sa lien t fea tu res  o f th e  BBC com pu ter include a 6502 microprocessor[59] 
w ith  m ultim ode graphics su p p o rted  by a HD6845 CRT con tro lle r. A V ersatile
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In terface A daptor, fo u r channel D /A  converter, floppy disc in terface, L ight Pen 
in terface and so ftw are  sw itchab le  selection o f Read O nly  M em ory (ROM ) 
devices fo r language and  u tility  functions. The sw itch ab le  ROMs are know n as 
language ROMs, and  th e  term inal and in p u t em ulation  so ftw are  is targeted  to 
run  as a language ROM.
The m em ory m ap is logically sp lit in its  cen tre  w ith  ROM and  m em ory 
mapped peripherals in th e  top 32K bytes and  RAM in th e  low er 32K bytes. The 
operating system  resides in the upper 16Kbytes o f th e  top  sp lit, and  provides 
u tilities  to  access the  peripherals. It also allow s selection o f up  to  16 different 
16K language ROMs by m apping them  in to  low er h a lf  o f the  upper sp lit.
The BASIC in te rp re te r ROM also contains an assem bler, an d  th is  w as used to  
generate the  6502 program  code. A netw ork  sy stem  a llow ed  file serving 
facilities from  a host UNIX com puter to  be used  fo r  storage purposes. A 
com m ercially availab le  expansion board fo r  the  BBC co m p u ter th a t  provided  a 
sidew ays RAM option w as plugged in to  one of th e  BBC C om pu ter language 
ROM slots. T he assem bled program s w ere loaded in to  th e  s idew ays RAM from  
w here they  could be tested  as if they  w ere residen t ROM code. W hen a 
com plete w orking  system  had been w ritte n  in th is  w ay , th e  code w as blow n 
in to  an EPROM w hich w as in sta lled  in place of th e  sid ew ay s RAM. The en try  
point to  th is  modified te rm inal em u la to r is called  from  th e  BBC operating 
system  in th e  conventional w ay  fo r language ROMs[60]. I t  has reta ined  its  
original nam e of "TERM INAL”.
6.2.2 The Input Function Specification.
The logical inp u t device model of GKS w as described in ch ap ter 3, together 
w ith  the different classes and  operating m odes th a t a logical device m ay operate
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in. The m ajor fac to r preven ting  com plete decentralized s im ulation  of the GKS 
in p u t m odel is th e  echoing o f m easure values w h en  an  in p u t device’s m easure 
process is active. A lthough th e  s tan d ard  does a llo w  an echo w indow  to  be 
specified on the  w ork sta tio n  d isp lay  surface, th e  operation of certain  device 
classes m ay be such th a t th is  echoing is unnecessary. For in p u t th a t is tru ly  
graphical how ever, an echo on the d isp lay  surface is m an d a to ry  and, in these 
instances, com plete decentralized  sim ulation w o u ld  requ ire  th a t  the inpu t 
processor address the  cu rso r echoing facilities of the  d isp lay  device d irec tly . 
C om m unicating  w ith  th e  BBC com puter using an RS432 connection can 
th e re fo re  never fu lfil th is  aim . Instead, the  facilities of th e  BBC com puter could 
be associated w ith  an in p u t process running  on th e  w o rk sta tio n . This process 
cou ld  act as a filte r fo r  incom ing values from  the BBC com puter, trapping  those 
fo r  echoing, and  passing o thers  d irec tly  to th e  m ain GKS process. For 
REQUEST m ode in p u t, m axim um  use o f the  BBC com pu ter w ou ld  be m ade in 
the  s im u la tio n  o f device classes fo r GKS and, w here  possible, the  echoing of 
v a lues on th e  screen w o u ld  be rem oved by the represen ta tion  on th e  sim ulated  
device. A n in p u t h an d le r  w o u ld  be w ritten  in C to  com plem ent the functions 
p rov ided  by th e  BBC com puter to  approxim ate th e  action of a GKS logical 
device operating  in request mode. The parallelism  availab le  in REQUEST mode 
w o u ld  be harnessed  by rem oving th e  need to  deal w ith  th e  specific hardw are  
d e ta ils  o f in p u t devices from  th e  w orksta tion , and  also th ro u g h  th e  sim ulation  
o f GKS device classes by th e  BBC C om puter.
Several areas w ere identified w here the  BBC com puter cou ld  best be exploited. 
F or L ocator and  S troke  sim ulations, the  echoing o f va lues to  th e  w orksta tion  
m u st be con tinuous d u rin g  th e  period th a t the REQUEST operation is active. 
T he v iew port specification, and  v iew port priority  w ill specify th e  range of 
valid  in p u t values th a t  m ay be re tu rned . Instead of testing  th e  v a lid ity  of the
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values, a m apping w ith in  th e  BBC C om puter m ay be used to  au tom atically  
lim it th e  range o f o u tp u t va lu es  to  those o f th e  v iew p o rt au to m atica lly .
The CHOICE and  VALUATOR device classes a llow ed  a considerable am ount 
of sim ulation  to  be achieved by the  BBC C om puter. These classes provide non- 
graphical in p u t and  hence a llo w  th e  BBC com puter to  give echoing, o r device 
s im ulation  o f a ty p e  th a t does no t require fu r th e r  echoing on the  w orksta tion  
disp lay  surface. Once a device o f th is  type  has been in itia lized, and  assum ing 
th a t no echoing on the d isp lay  su rface  is required, the  w orksta tion  needs 
perform  no fu r th e r  in p u t processing u n til the operato r indicates a succesful 
in p u t request o r a break action.
For the  s tr in g  ty p e  in p u t, no sim ulation  w as requ ired  by th e  BBC com puter 
since character in p u t w as supp lied  by th e  original te rm in a l em ulation  w hich 
also gave an echo o f th e  keys pressed by d isplaying them  on the  term inal 
screen.
The keyboard , joystick  o r m ouse in p u t devices cou ld  a ll be used to  re tu rn  
values to  an application program  in each of th e  GKS device classes. The 
in itia liza tion  sequence pro tocols are the  sam e in all cases, w ith  th e  exception of 
th e  device identifier ch arac ter. Since th e  BBC C om pu ter offers device 
independence in th is  w ay , th e  d r iv e r  so ftw are  in th e  w orksta tion  is 
s tra ig h tfo rw a rd  and  u n ifo rm  across d ifferen t physical in p u t devices.
A character based protocol has been designed to  tra n sm it d a ta  between the  
BBC com puter an d  th e  UNIX w ork sta tio n . Since coordinates are ten  b it values, 
tw o  characters are  requ ired  to  tra n sm it a single value , th e  first character 
containing th e  upper 5 b its an d  the  second character contain ing  th e  low er five 
bits. The upper 2 b its o f each character have a t least one b it se t to  ensure th a t
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contro l characters canno t be confused  w ith  coordinates. T he upper tw o  bits are 
also used to  ind icate w hich  ch arac ter in th e  coordinate sequence is being sent.
W hen th e  in p u t s im u la to r  w as first tested , it w as program m ed to  send values 
to the w o rksta tion  on ly  if a change w as noted  in th e  in p u t device. This reduced 
th e  in p u t processing requ ired  by th e  w o rksta tion  an d  helped p reven t the 
po ten tial loss of ch arac ters  d u e  to  buffer o v e rru n . This m ethod w as 
sa tisfac to ry  fo r th e  joystick  con tro l, bu t w hen th e  m uch fa s te r mouse device 
w as used, its  coordinate  p roduction  ra te  w as fa s t enough to  cause character 
loss, and  a subsequen t loss of com m unication synchron iza tion .
To overcom e these problem s, a handshak ing  protocol w as in troduced  to  allow  
the  w o rk sta tio n  to  inqu ire  th e  c u rre n t s ta te  of an y  active  in p u t device. This 
protocol w as ex tended  to  w ork  w ith  a ll  the s im u la ted  device classes and  
enables GKS sam ple operation  to  be read ily  supported . W hen operating in th is  
mode, th e  BBC co m p u ter w as concep tually  runn ing  th e  in p u t em ulation  and  
te rm inal em u la tion  p rogram s in paralle l.
The protocol is such  th a t  th e  w o rk sta tio n  m ust request a v a lue  from  the  BBC 
C om puter by sending a un ique request contro l code. F or m ouse in p u t the  
response w as adequate  to  m ain tain  a close resem blance betw een the  m otion of 
th e  m ouse an d  th e  cu rso r position b u t fo r th e  joystick , a tim e lag w as 
in troduced  w hich  caused  its  echo to  lag behind the  ac tu a l position of th e  in p u t 
device. The conversion tim e  of th e  A /D  converters w as identified as th e  cause of 
the  lag betw een th e  BBC C om pu ter receiving the request con tro l code and  the  
tim e w hen tw o  new  coord ina te  values became availab le fo r  sending to  the  host. 
T w o flag registers w ere  in tro d u ced  to  overcom e th is  problem . One flag signifies 
th a t it is c lear to  send d a ta  to  th e  w orksta tion , i.e. th a t the  w orksta tion  has 
sen t a "request to  send" code. The o th e r  flag register signifies th a t a D /A
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conversion is com plete and  th a t  the  BBC C om puter is ava ilab le  to  send  d a ta . If 
a "request to  send" is received from  the  w o rk sta tio n , an d  th e  availab le  to  send 
flag is se t then  a v a lu e  w ill be sen t im m ediately, o the rw ise  th e  c lear to  send flag 
w ill be se t and, w hen conversion is com plete, th e  v a lu e  w ill be sen t. W henever 
a v a lu e  is sen t to  the  w orksta tion , both flags arc  reset, an d  fu r th e r  A /D  
conversions m ay com m ence.
A com plete function  specification and  com m unication protocol fo r  th e  in p u t 
em u la to r fo r a BBC com puter is given in appendix G.
6 .2 3  S im u la tio n  f o r  L o ca to r , S tro k e  a n d  P ick  I n p u t  C lasses.
The joystick  con tro l could  re tu rn  values w ith  a 12 b it accuracy , b u t in 
practice th is  w as no t necessary since th e  w o rk sta tio n  w as o n ly  capable o f 
d isp lay ing  th e  cu rso r to  a 10 bit accuracy. In itia l operation w ith  th e  joystick  
show ed a m ore serious lim it on the  accuracy th a t cou ld  be achieved. T h is lim it 
w as im posed by th e  noise generated in the joystick  p o ten tiom eters  an d  th e  A /D  
conversion process. Noise caused the  cu rso r position to  ji tte r , an d  increased th e  
num ber o f sam ples th a t  w ere being tran sm itted  back to  th e  UNIX w o rk sta tio n . 
To overcom e th is  problem , a new  inp u t va lue  w as on ly  logged if  i t  v aried  from  
the  p rev ious one by m ore th an  4. The reduction in accuracy  ob ta ined  by th is  
crude filte r caused no prob lem s in practice.
A second m ethod o f rem oving ji tte r  invo lved  th e  im p lem en ta tion  o f a 
velocity  ty p e  joystick . T he sam e physical device w as used, b u t in stead  o f its  
position represen ting  th e  screen position, its  d isp lacem ent from  th e  cen tre  
s ta lled  position rep resen ted  th e  velocity  o f th e  cu rso r in th a t  d irection . 
A lthough  th is  w orked  w ell in principle, th e  lack o f a sp rung  re tu rn  to  th e  
s ta lled  position in th e  joystick  m eant th a t  it w as h a rd  to  s to p  th e  cu rso r
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moving, and consequently  hard  to  pick item s using th is  ty p e  o f device.
W hen using th e  mouse fo r positional input, th e  ji tte r  problem  w as no t 
present. The m ouse contained tw o  slo tted  discs w hich w ere ro ta ted  in 
sy m p ath y  w ith  the motion of the mouse. The s lo tted  discs generated pulses 
representing approxim ately  0.25m m  of motion in e ith er the  X or Y d irection. 
The increm ental precision of the  m ouse device w as chosen to  allow  a reasonably 
sized single sw eep w ith  the  m ouse to  traverse the  w hole d isp lay . A sw eep of 
approx im ately  20cm w ill therefo re  cause the position registers to  pass th rough  
th e  com plete range of 1024 values.
6.2.4 Simulation for Choice Input.
The BBC com puter w as used  as a program m able choice device, a llow ing  a 
m axim um  of 16 m enus to  be sto red  sim ultaneously , each to  a m axim um  o f 32 
options. The BBC VDU w as used to  d isp lay  the choice s trin g s  w hich m ay be up  
to  8 characters in length. Each option was d isp layed  c e n tra lly  w ith in  a 
bounding box, w ith  im m ediate echoing o f th e  c u rre n t choice by underling . The 
BBC VDU m ode used to  d isp lay  the  choice m enu d id  no t perm it graphics, so a 
character set had to  be defined from  w hich the bounding boxes an d  enhanced 
underlin ing  could  be generated. The d isp lay  w as configured so th a t even w hen 
th e  fu ll  set of m enu boxes w as used, th e re  w as a t least 10 ch arac ter lines s til l  
availab le fo r  conventional te x t o u tp u t a t  th e  bottom  of the  screen. T his 
availab le  space is scrolled  au tom atica lly  if o u tp u t is generated  by the  
w o rksta tion  d u rin g  the  course of a choice interaction, so th a t  the  choice d isp lay  
is no t co rrup ted . The logical p rom pt is the  appearance o f th e  choice m enu, th e  
echo is th e  m ovem ent o f th e  h ighlight underline betw een boxes, and  th e  
acknow ledgem ent is the disappearance of th e  choice m enu a f te r  th e  opera to r has 
pressed e ither the  inp u t o r break action b u tto n s  on the  physical in p u t device.
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6.2.5 S im u la tio n  fo r  V aluator Input.
V alu a to r in p u t is based on m any  of th e  su b ro u tin e  functions developed fo r 
choice inpu t. T he operating principles are  the  sam e, bu t the  echoing m ethod 
involves the  d isp lay  of a linear scale w ith  program m able m arkers  th a t consist 
of tex t s trin g s  of u p  to  8 characters. A line m arker is used to  echo the  value, 
w hich is re tu rn e d  to  the w orksta tion  as a ten bit value w hich m ust then be 
scaled to  reflect th e  m axim um  v a lu a to r  range.
6 3  An Overview of RAL GKS.
An im plem en tation  of th e  G raphical K ernel System  has been produced by 
R u th e rfo rd  A ppleton  Laboratories(R A L). The w o rk  w as done as p a rt of a 
co llaborative effo rt w ith  ICL. RAL GKS fu lfils  th e  fu n c tio n a lity  requ irem ent 
defined in th e  GKS s tan d a rd  as level " lb ” and  represents approx im ately  ten man 
years o f p rogram m ing  effort. The team  invo lved  w ith  th is  im plem entation  also 
partic ipated  in th e  graphics s tan d ard s  w orking  parties w hose aim w as to  
produce the  specification fo r  GKS.
P o rtab ility  w as o f prim e im portance to  R u th e rfo rd . T hey chose FORTRAN77, 
as th is  is th e  m ost w idely  accepted scientific program m ing language, 
p a rticu la rly  am ongst in d u s tria l users. The po p u la rity  of FORTRAN has m ade it 
alm ost m an d a to ry  fo r  com puter m an u fac tu re rs  to  sup p ly  a com piler fo r th is  
language on th e ir  m achines. U n fo rtu n a te ly , FORTRAN is no t a good system s 
program m ing language since it has evolved  to  meet the  needs of the  scientific 
user. I t  does n o t p erm it th e  efficient and  elegant construc ts  th a t languages such 
as BCPL o r C su p p o rt.
The language binding fo r RAL GKS is taken from  th e  DIN FORTRAN 
binding[2l]. R outine nam es begin w ith  a "g" and  are  fo llow ed  by the
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concatenated and  abbreviated  fo rm s o f th e  ab s trac t GKS function  nam es. The 
D I/D D in terface  is placed a t th e  GKS w o rk sta tio n  in terface , hence, considerable 
sim ulation  so ftw are  is required  fo r w o rk sta tio n s  th a t  em ploy d u m b  devices. A 
da ta  in terface is used to pass control across the D I/D D  in terface. C onsiderable 
support in the  form  o f FORTRAN sim ulation  su b ro u tin es  fo r fu n c tio n s  such as 
s troke  tex t fo n t generation and area filling w ere supplied . A GKS w o rk sta tio n  is 
therefore im plem ented as a single large sub rou tine  ty p ica lly  consisting of over 
1000 lines of source code.
Segm entation is supported  and  u tilitie s  are  p rov ided  to  place segm ents in a 
C entral Segment Store(CSS) fo r devices th a t are no t capable of s to ring  the ir 
ow n segm ents. F u tu re  extensions to  RAL GKS cou ld  use th is  c en tra l segm ent 
sto re  to  im plem ent th e  W orksta tion  Independent Segm ent S tore(W ISS) o f GKS.
M etafile in p u t and  o u tp u t w o rk sta tio n s  are also  im plem ented , using the 
fo rm at specified in annex E o f BS6390:1983[2l].
The choice o f F77 fo r  RAL GKS a llow ed  o the r program m ing languages to  
access the  GKS su b ro u tin e  lib rary . On the  SBC w o rk sta tio n , object m odules 
produced by the  C com piler and  the  F o rtran  com piler cou ld  be m ade 
com patible. Hence, application program s w ritten  in C cou ld  use RAL GKS, and 
certain  functions o f th e  w orksta tion  d r iv e r  fo r th e  H itachi H D 63484 system  
could  be w ritte n  In C.
A dding new  w o rk sta tio n s  to  RAL GKS is a s tra ig h tfo rw a rd  ta sk , requiring  
tw o  com ponents. The first is a tex t file containing descrip tive  in fo rm atio n  abou t 
th e  w orksta tion  and  th e  second is th e  w orksta tion  d r iv e r  su b ro u tin e , w hose 
en try  points and  functions  sa tisfy  those specified fo r th e  RAL GKS D I/D D  
in te rfa c e d  l]. The w o rk sta tio n  d riv e r su b ro u tin e  is given a special nam e w hich
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m u st also be Included in its  description file. T he descrip tive  tex t file is 
concatenated w ith  the  o ther w orksta tion  description files to  produce an o u tp u t 
file th a t can be used by a pre-processor to  convert it in to  a FORTRAN d irect 
access file. This file is then used by RAL GKS to update  its  "in core" inform ation  
about the w orkstations. An F77 "INCLUDE" file is also  produced by th e  pre­
processor. This file contains s ta tem en ts  w hich cond itionally  rou te  contro l to  the 
various w orksta tions depending upon th e ir state. T he nam es of th e  w orksta tion  
d riv ers  are taken from  the  w orksta tion  description files. The six sub rou tines 
th a t call the w orksta tion  d riv e rs  m ust be re-com piled using th is  "INCLUDE" 
file, w hich is placed a t the end of the ir te x t segm ents. W hen these six rou tines 
and  the  new  w orksta tion  d riv e r  have been updated  in th e  GKS lib ra ry , th e  task  
of adding a new  w orksta tion  is com plete. U n fo rtu n a te ly , because the  GKS 
lib ra ry  m ust be updated  w ith  th e  new  d riv e r  each tim e th a t  it  is a ltered , testing  
a new  d riv e r is a very  slow  process, due  m ainly , to  th e  tim e taken  to  lin k  the 
te s t application program  to  th e  RAL GKS lib rary  w hich  necessarily  con tains a 
great m any sub rou tine  en tries.
D irect access files are used fo r  th e  w o rksta tion  descrip tion  tables, e rro r 
message tables and  tex t fo n t description tables. U tilitie s  w ere supplied  by 
R u the rfo rd  to  tran s la te  readable tex t files in to  su itab le  d irec t access files.
6.4 Porting RAL GKS onto the SBC workstation.
Porting th e  RAL GKS lib ra ry  o f subrou tines onto  th e  SBC w ork sta tio n  shou ld  
have been a v ery  s tra ig h t fo rw ard  task  because a ll th e  F77 co n stru c ts  th a t  are 
associated w ith  specialized dialects o f th e  language have p u rp o sefu lly  been 
avoided. A sm all se t o f operating system  specific su b ro u tin es  w ere w ell 
docum ented so th a t th ey  could  easily  be im plem ented . One of these, a 
subrou tine  to  obtain  the  d a te  from  UNIX, w as im plem ented  in C, and  m ade
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com patib le w ith  the  F77 interface.
A ll th e  RAL GKS subrou tines th a t used "INCLUDE" files needed to  have the ir 
file nam e specification modified to  agree w ith  the UNIX file nam ing convention. 
A shell script[37] w as w ritten  to  au tom ate  this process, and  w as also used to  
con v ert upper case characters to  low er case, which is th e  fo rm a t m ost su itab le  
fo r the  F77 com piler.
P orting  R u th e rfo rd  GKS onto  the  SBC UNIX system  show ed up  several bugs 
in the  F o rtran  Com piler. Such bugs w ere not seen w hen tested  on o ther UNIX 
m achines, so m u st be p u t dow n to  ou r ow n U N IX /hardw are  com bination. These 
bugs considerab ly  lengthened the  porting exercise as changes to  th e  code had to 
be m ade to  overcom e them . Had these bugs not been present, no a ltera tion  of 
the  code w o u ld  have been necessary a t a ll.
W hen th e  bu lk  o f code from  R u th e rfo rd  had been tested , a w orksta tion  
d r iv e r  su b ro u tin e  w as w ritte n  to  a llow  RAL GKS to  d riv e  th e  HD63484 
graphics sy stem  and  BBC in p u t em ulation  system  as a com bined OUTIN ty p e  
w o rk sta tio n . A d riv e r  w as also w ritte n  fo r th e  GOULD pen p lo tte r  as an 
OUTPUT ty p e  device w hich could  be used  by an application program  to  obtain 
graphical h a rd  copies.
6 .5 A  GKS W o rk s ta t io n  D r iv e r  f o r  th e  HD63484 R a s te r  G ra p h ic s  S y s tem .
A w o rk sta tio n  d riv e r  fo r  RAL GKS m u st provide all th e  fu n c tio n s  expected 
of an ab s trac t GKS w o rk sta tio n . The H itachi HD63484 system  is capable of fa s t 
graphical o u tp u t and  su p p o rts  a high level program m ing in terface  th a t is 
su itab le  fo r  generating th e  GKS prim itives. I t is how ever, no t capable of 
perform ing  segm ent storage, coordinate tran sfo rm atio n  and  s ta te  list 
m anagem ent. A s a consequence, the  d r iv e r  code fo r the  HD63484 system  is
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large, bu t i t  has been ta ilo red  to  explo it the  pow er o f th e  HD63484 to  m aximize 
th ro u g h p u t.
The elegant s tru c tu re  of UNIX perm its a ll I /O  devices to  be addressed  in a 
uniform  fashion. A ll devices including  the  te rm inal I/O  channels and  the 
Hitachi device are accessed as though they  w ere special files. A ll special files 
have the  sam e w ell defined in terface th a t con tains on ly  a few  sim ple 
operations. These functions include operations to  open, read, w rite  and  close a 
device. The rou tines w hich hand le  these functions are  p art of the  kernel, the 
developm ent o f w hich is a fo u r phase process. F irs tly , the  d r iv e r  so ftw are  is 
developed on a source UNIX m achine th a t has a ll the  co n stitu en t p a rts  o f the 
kernel available. The kernel m u st then  be b u ilt, m oved to  th e  developm ent 
m achine and  finally  debugged. The env ironm en t fo r  so ftw are  developm ent and 
debugging is s tr ic tly  lim ited  once operating in th e  kernel and  th is  can f ru s tra te  
developm ent effort. One bonus has been th a t  the  d r iv e r  is w ritte n  in ’C ’ w hich 
has im proved developm ent tim e and  allow ed  higher level fu n c tio n s  to  be 
included  in  th e  d riv e r. The la t te r  has provided  a m ore un ifo rm  d r iv e r  in terface 
and  reduced th e  am o u n t o f d a ta  tran sfe rred  du rin g  o u tp u t requests  to  th e  
HD63484 system .
I t w as proposed th a t  th e  m axim um  use o f the  special fea tu res  p rov ided  by the  
H itachi device sh o u ld  be m ade w hen constructing  the  w o rk sta tio n  d riv e r. T his 
d riv e r  has a th ree  lay er hierarchical s tru c tu re , w ith  each lay er perform ing  m ore 
device specific ta sk s  as con tro l passes d ow nw ards. A t the  top, th e re  is the  
FORTRAN w o rk sta tio n  in terface  to  th e  RAL GKS fro n t end. U sing the  RAL 
nam ing convention fo r w o rk sta tio n  d riv e rs  m akes th is  ro u tin e ’s  identifier 
"gkOhwd". A t th e  nex t level, the re  is the  H itachi specific h an d le r  w hich is 
w ritte n  in C. A su b ro u tin e  in terface  is used to  pass control to  th is  layer. A t the
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low est level, the re  is the  HD63484 d riv e r  w hich is p a r t of th e  UNIX kernel and 
is, therefore, accessed using the  s ta n d a rd  in p u t/o u tp u t kernel e n try  points. The 
in terface betw een the FORTRAN top level and th e  C h an d le r sub rou tines is 
easily achieved provided th a t th e ir  nam es have th e  correct form  and  th a t the ir 
param eters are passed as specified in the  UNIX docum entation[36].
The RAL GKS system  w as supplied  w ith  a w o rk sta tio n  d r iv e r  fo r a 
TEKTRONIX ty p e  device. This d riv e r  w as used to  te s t th e  system  during  th e  
porting stage, and w as used to  contro l a D ata-T ype te rm inal runn ing  a 
TEKTRONIX em ulation . Since th e  TEKTRONIX in terface  in th is  case is very  
sim ple, consisting on ly  of line d raw ing  functions, th e  w hole o f the F77 
sim ulation  rou tines could  also be tested . W hen sa tisfac to ry  operation  had been 
achieved in th is  w ay , a sim ple UNIX d riv e r  fo r th e  HD63484 w as w ritte n  th a t 
w ou ld  provide in itia lly  on ly  line d raw ing  capab ility . W ith  on ly  m inor 
m odifications to  the TEKTRONIX w orksta tion  d riv e r, a H itachi w orksta tion  
d riv e r w as produced, and  arranged  in the  th ree  la y e r s tru c tu re  described above.
W hen th is  system  had been tested , an op tim al configuration w as constructed  
to  m ake the  best use of th e  h ard w are  fea tu res  of the  HD63484. The final 
fu n c tio n a lity  sp lit betw een th e  th ree  hierarchical layers  is d iscussed below.
A ll optim izations w ere constrained  to  lie below  th e  w o rk sta tio n  in terface 
and  consisted o f im plem enting HD63484 specific rou tines to  replace the  GKS 
sim ulation  functions th a t  had  prev iously  been done s lo w ly  by R u th e rfo rd  
FORTRAN subroutines. P re lim inary  use o f RAL GKS show ed u p  the  areas 
w here processing w as unaccep tab ly  slow  fo r  use in an in te rac tiv e  application 
and  these provided the ta rge t fo r  optim ization.
6.5.1 The Fortran Layer.
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The FORTRAN lay er w as in itia lly  based on th e  TEKTRONIX w o rk sta tio n  
d riv e r  supplied  by R u therfo rd . T he optim izations caused it  to  d im in ish  in size 
as m ore and m ore functions m igrated  in to  th e  low er tw o  layers  o f the  
h ierarchy . Inquire functions and set functions w ere no t modified a t a ll as the 
H itachi device had no facility  fo r p rivate  s ta te  lis t storage, and  there  w ere no 
advantages to be gained by im plem enting one in the w o rk sta tio n  h and ler.
6.5.2 T h e  HD63484 H a n d le r .
In itia lly  the w orksta tion  hand ler on ly  acted as th e  in terface  betw een the  
FORTRAN layer and  the  device d riv er. As GKS w as p u t in to  use so th e  system  
bottlenecks show ed up. One p a rticu la r problem w as th e  hand ling  of segm ents. 
Since a w orksta tion  shou ld  be able to  sto re  its  ow n segm ents, a se t o f segm ent 
storage and  m anipulation  routines w as w ritten  fo r th e  han d le r. These rou tines 
replaced the segm ent storage fac ility  previously  m anaged by th e  GKS f ro n t end 
routines.
The segm entation functions provided  fo r RAL GKS use a C en tra l Segm ent 
Store(CSS) to  hold  segm ents fo r w orksta tions th a t do  no t p rov ide th e ir  ow n 
segm ent store, bu t, w hen used, th e  CSS w as found  to  be too slow  fo r  in te rac tiv e  
applications. A w o rksta tion  specific segm ent s to re  has been im plem ented  to  
overcom e th is  problem . W hen param eters are passed fro m  th e  FORTRAN 
section of th e  H itachi w o rk sta tio n  d riv er, they  m u st firs t be fo rm a tte d  to  
provide the  appropria te  character stream  fo r th e  UNIX HD63484 d riv e r. These 
character stream s are packed in to  vectors w hich are  in th e  correct fo rm  to  be 
passed d irec tly  to  th e  HD63484 w rite  routine. If  segm ent storage specific to  the  
HD63484 is required, it  is m ost convenient keep th e  d a ta  in th is  packed fo rm . 
W hen deleting a segm ent, th e  w hole p icture, excluding th e  deleted  segm ent can 
be re-d raw n  by scanning th rough  the  segm ent s to re  an d  passing th e  packed
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prim itive  vectors d irec tly  to  th e  H itachi d river. In th e  event, th is  m ethod w as 
m uch fas te r th a t  th e  CSS b u t s til l  too  slow  fo r  rap id  segm ent m anipulation  
involving area filling. A graphical technique w as used to  show  p ic tu re  changes 
w hen segm ents w ere deleted w hich involved  m aking a note of th e  background 
colour and using th is  to  sim ply  re -d raw  the dele ted  segm ent. A lthough the  
p ic ture  cannot be com pletely restored  using th is m ethod, it does provide a good 
approxim ation if a considerable am o u n t of the screen area is in th e  background 
colour. An all encom passing red raw  of the image can be done using the 
"REDRAW ALL SEGMENTS" function  of GKS d u rin g  a non speed critical 
section of the  program . O ther redraw ing techniques such as using the  
EXCLUSIVE-OR operato r on the  d a ta  held  in th e  fram e sto re  w ere considered, 
b u t th is  w as th o u g h t to  cause a m ore d istrac ting  effect th a n  th e  chosen m ethod.
The Hitachi segm ent sto re  is construc ted  as a doub le  linked  lis t o f segm ent 
pointers. There is a segm ent po in ter fo r  each d ifferen t segm ent th a t  has been 
created. A segm ent po in ter contains in fo rm ation  abou t th e  segm ent nam e, its  
v is ib ility  and  its  p rio rity . I t also contains a po in ter to  a linked  lis t of th e  
p rim itives th a t com prise th e  segm ent. T w o segm ent poin ters are  declared so 
th a t th e ir scope m akes them  co n tin u a lly  availab le to  a ll the  segm ent and  
p rim itive  m anagem ent routines. T hey poin t to  th e  s ta r t  of th e  segm ent chain 
and  the  cu rre n t segm ent respectively . F igure 6.1 show s how  th is  s tru c tu re  is 
organised. The C s tru c tu re  typ ing  is used to  generate th e  general purpose types 
to  bu ild  th is  s tru c tu re . The actual p rim itive records th a t are  held  w ith in  a 
segm ent are the  vectors th a t get passed to  the  HD63484 d riv er. Each vector has 
appended to  it  a header, w hich  consists o f a po in ter to  th e  nex t p rim itive  vector 
and  a size param eter giving th e  num ber of by tes to  be tran sfe rred  to  th e  
HD63484 d river. The clipping rectangle is also sto red  in th e  p rim itive  vector, 
together w ith  th e  respective p rim itive  a ttr ib u tes , so th a t  the  clipping rectangle
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and  a ttr ib u te s  of a p rim itive  are  bound to  i t  co rrectly . The functions supported  
by th is  segm ent s to re  include open, close, renam e, delete, and  se t segm ent 
v isib ility .
As w ell as con tro lling  o u tp u t fu n c tio n a lity , the  hand ler w as used to  contro l 
the  inpu t of d a ta  from  the BBC com puter. The ta sk s  to  be m anaged include 
in itia lization, echoing of in p u t values w hen appropriate, and  re tu rn ing  values to 
the  FORTRAN lay er w hen th e  operato r signals com pletion. Several cu rso r types 
w ere supported , including  th e  cross hair, rubber band and rubber box. The cross 
hair cu rso r uses th e  h ard w are  fea tu res  of th e  HD63484 and  the  o th e rs  use the 
exclusive-or d raw ing  mode of th e  HD63484 to  h ighlight th e  cu rso r position and 
then  hide it again w hen i t  m oves to  ano ther position.
The h ardw are  character set is program m ed by th e  hand ler d u rin g  the  
in itia lization  stage of th e  device du rin g  th e  call to  OPEN W ORKSTATION. 
O ther fo n ts  can be im plem ented, and  loaded using th e  fo n t setting  com m and.
6 .53  The HD63484 UNIX Device Driver.
The high level com m and in terface o f th e  HD63484 has allow ed th e  UNIX 
d riv e r  fo r th is  device to  reflect th e  graphical fu n c tio n a lity  o f th e  GKS 
p rim itives w ith o u t becoming too large. If  a un ifo rm  in terface of th is  ty p e  can 
be achieved, then  th e  ta sk s  to  be perform ed  by th e  h and ler w ill be m ade m ore 
s tra ig h t fo rw ard . An exam ple o f th is  is th e  w ay  th a t  segm ents m ay be stored , 
ready  fo r passing to  th e  d riv e r. The in terface  specification is given in  appendix 
H. C u rren tly  its  fu n c tio n a lity  reflects th e  p rim itives poly line, p o lym arker, tex t 
and  fill area. T he clipping rectangle and  a ttr ib u te s  are bound to  each p rim itive  
so th a t they  m ay also be passed to  th e  d riv er. C lipping is perform ed 
au tom atically  by th e  HD63484 b u t o th e r functions requ ire  some sim ulation  to
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be used. The prim itives fo r p o ly m ark er and  fill area fo r exam ple, m ust be 
constructed  from  low er level functions. H ardw are  facilities are exploited to 
manage a ttr ib u te  sim ulation  in an efficient m anner.
A UNIX, special character device has been created  w ith in  the filing system  
called "/dev /h itach i" . The device has read and  w rite  s ta tu s , bu t on ly  the  w rite  
e n try  in th e  d riv e r  is used. The read rou tine  could  be used to  enable the raster 
operations INQUIRE PIXEL to  be im plem ented a t  a la te r date. The first tw o  
by tes of the  com m and packet are  copied from  th e  u se r’s d a ta  area into the 
kernel w here they  are com pared w ith  th e  com m and options supported  by the  
d riv er. If a succesful m atch is fo u n d  then  the  requ ired  action w ill be called. If 
not, an in p u t/o u tp u t erro r is flagged to  th e  user. Before d a ta  is copied into the  
kernel from  th e  u ser’s space, a te s t is m ade to  ensu re  th a t  the  required  am oun t 
of d a ta  has been m ade availab le from  the  user by checking th e  appropriate 
kernel by te  coun t param eter w hich  w as se t from  the  u se r’s argum ents during  a 
read o r w rite  by th e  kernel. If  th is  te s t fa ils  an e rro r  is reported.
If a va lid  request has been m ade, th e  service rou tine  is en tered , w here a 
function  specific am oun t of in itia liza tion  da ta  is copied in to  th e  kernel. This 
d a ta  includes the  a ttr ib u te s  and  clipping rectangle o f th e  prim itive, and the  
ju m b e iL o f jcoordinate points associated w ith  the p rim itive . This d a ta  is used to  
in itia lize the  HD63484 o r prim e a s im ula tion  algo rithm  ready fo r draw ing. 
F ina lly , the  positional d a ta  is copied in to  the  kernel ready to  be fed  d irec tly  to  
the  HD63484 o r to  a d raw ing  algorithm  such as area fill. There is no lim it on 
th e  num ber of positional param eters th a t  m ay be passed to  th e  d riv e r  and no 
double buffering is necessary.
Each p rim itive function  w ill be exam ined in tu rn  to  describe how  the  featu res 
o f th e  HD63484 w ere exploited, o r how  sim ula tion  algorithm s w ere
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im plem ented.
The in itia lize d riv e r fu n c tio n  is called  as a consequence of an OPEN 
W ORKSTATION on the H itachi system . I t initializes the  tim ing  param eters of 
the  HD63484 to  su it the d isp lay  m onitor, in th is instance, th e  tim ing is su itab le  
fo r the  M itsubishi C6920[46]. I t also selects the  d isp lay  resolution of 
1024x1024 pixels w ith  8 bits per pixel w hich is the  optim um  configuration fo r 
th e  system  as described in ch ap ter 4. T w o colour num bers are also initialized, 
colour zero being black, and  co lour one being w hite.
C u rren tly , th e  polyline a ttr ib u te s  o f colour and  linetype are  handled  w ith in  
th e  d river. C olour, as in all p rim itives, is hand led  d irec tly  by th e  HD63484 by 
entering th e  co lour num ber in to  its  co lour register. L inetype sim ulation  is 
perform ed by the  HD63484 using  the  d a ta  in its  p a tte rn  RAM to  m odulate  th e  
in ten sity  of th e  line as it  is being d raw n . The five s ty le s  specified in the GKS 
docum entation  are supported . F igure 6.2 is a photograph taken  from  th e  
m onitor screen to  show  a v a rie ty  o f linetypes and  line colours.
The p o ly m ark er function  can sim u la te  a ll the  a ttr ib u te s  of type , scale and  
colour. The five m arker ty p es  specified in the  GKS s ta n d a rd  are  generated by 
program m ing th e ir  bit p a tte rn s  in to  th e  p a tte rn  RAM of th e  HD63484 w hich 
then  d raw s th a t  m ap in to  th e  fram e  sto re  a t  the  requ ired  position. The bit m aps 
are sto red  w ith in  the  d r iv e r  an d  are  no t user program m able, although  th is  
fea tu re  causes no problem s w hen  the  d riv e r  is used w ith  GKS. M arker scale 
facto rs  are effected by th e  zoom d raw ing  function  of th e  HD63484, a llow ing 
fac to rs  from  1 to  16 to  be used . F igure 6.3 is a photograph show ing several sets 
o f po lym arkers.
The a ttr ib u te s  associated w ith  tex t are  used to  s im p lify  th e  hand ler
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fun c tio n s . The tex t fo n t can on ly  s im u la te  CHAR and  STRING precision, 
a lth o u g h  th e  fo n t in  th is  instance is program m able. A n 8x8 grid  can be used to  
define new  fo n ts , w hich  are used to  program  a fo n t tab le  w ith in  th e  d riv er. A 
fo n t p rogram m ing function  accepts the  character grids from  the h an d le r and 
m oves them  in to  the  kernel da ta  space where they  m ay be accessed more 
q u ic k ly  th a n  if th ey  w ere passed from  th e  hand ler every  tim e th a t  tex t w as 
being p lo tted . C harac ters  are d raw n  using the sam e m ethod  as m arkers, w ith  
th e ir  size a t tr ib u te  being sim ula ted  by the HD63484 zoom d raw ing  function . A 
lim ited  accuracy  of te x t ro tation  is supported  by the  HD63484. W id th  and 
height expansion fac to rs  are s im ulated . A character s tr in g  can be passed to  the 
d r iv e r  toge ther w ith  the  increm ental p lo tting  da ta  w hich  w ill be used to  
position th e  s tr in g  on th e  screen. The s tro k e  precision sim u la tion  (supplied  w ith  
th e  R u th e rfo rd -IC L  GKS) is s till available, and is im plem ented  using the  d riv e r 
p o ly lin e  fu n c tio n . F igure 6.4 show s several te x t s trin g  p lo tted  using CHAR 
precision w h ile  figure 6.5 show s STROKE precision text.
A rea filling  requ ired  m ore sim ulation  to  be done by th e  m icroprocessor. The 
F77 ro u tin es  supp lied  by  RAL w ere slow  and  w orked  in floating poin t fo rm at. 
These general purpose ro u tines w ere replaced by a HD63484 specific area filling 
a lgo rithm . T he H D 63484 supports  boundary  filling, and , w hen the device w as 
firs t released i t  w as p lanned  th a t th e  HD63484 b oundary  fill could  be used fo r 
non -in tersec ting  polygons, and  a conventional scan conversion algorithm ! 13] 
used  fo r  se lf  in tersecting  ones. A specification update  on th e  HD63484 tightened 
th e  operating  conditions fo r boundary  filling to  an  ex ten t w here  it  could  no t be 
used to  im prove th e  perform ance of GKS area filling. T he problem  o f detecting 
in tersecting  polygons m ay have resu lted  in more processing th an  a conventional 
filling a lgo rithm  an y w ay . Instead, a fill algorithm  w as used fo r all non- 
rec tan g u la r shapes, and  th e  HD63484 rectangle fill fun c tio n  used otherw ise.
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The algorithm  w as w ritte n  in C, in itia lly  as a u se r program  th a t  accessed the  
HD63484 using th e  general read and  w rite  u tilitie s  th a t  had  been b u ilt in to  the  
d river. A ll com putation  w as in in teger fo rm at fo r  efficiency of operation and  
perm itted  the  debugged filling rou tines to  be incorperated  in the HD63484 
d riv e r a t  a la te r stage. The HD63484 clipping function  rem oved the  need to  
im plem ent a polygon clipping algo rithm . In operation, the  algorithm  fill is as 
fast as th e  HD63484 w hen boundary  filling, b u t it does p reven t th e  processor 
from  perform ing o th e r ta sk s  d u rin g  th a t tim e. F igures 6.6 and 6.7 show  
photographs of a se lf in tersecting polygon th a t  has been using the  above 
algorithm . In figure 6.7, th e  HD63484 clipping m echanism  has been enable.
6.6 Conclusions.
The pow erfu l graphical processor o f th e  HD63484 has enabled a UNIX device 
d riv e r to  be w ritte n  w ith  a fu n c tio n a l in terface  th a t is very  un ifo rm  in its  
hand ling  o f th e  GKS ab s trac t o u tp u t p rim itives. T his has enabled a v e ry  
efficient segm ent hand ling  u ti l i ty  to  be w ritte n  so th a t  v e ry  li ttle  processing is 
needed to  re trieve  th e  segm ents fro m  th e  W orksta tion  D ependent Segm ent 
Storage(W DSS) and  p resen t them  in a su itab le  fo rm  to  th e  d riv er. In p u t class 
sim ulation  on th e  BBC te rm inal com pu ter also su pports  a very  un ifo rm  
functional in terface  w hich  has sim plified th e  w o rksta tion  h an d le r an d  
consequen tly  im proved  efficiency. Since s im u la ted  in p u t devices in non 
graphical classes m ay be operated  w ith o u t th e  conventional GKS echoing 
m echanism , com plete decentralized  operation  is possible, fu r th e r  reducing 
processing in th e  host com puter. T he op tim izations gained in th is  w ay  have 
enabled RAL GKS to  be used fo r in te rac tiv e  applications, w hereas before it  w as 
too slow  w hen ru n  on th e  SBC w o rk sta tio n  sy stem . T he pow er of th e  HD63484 
has enabled com pact p rim itive  s im u la tion  rou tines to  be w ritten  and
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incorporated in the  device d river. The close coupling o f th e  sy stem  processor 
and  graphics processor has fu r th e r  im proved perfo rm ance over w o rk sta tio n s  
th a t use seria lly  connected d isp lay  devices such as th e  T ek tron ix  te rm in a l th a t 
w as first used to  te st RAL GKS.
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C H A PTER  7
COM PUTER A IDED DESIGN ON TH E  SBC W O RK STA TIO N
7.1 In tro d u c tio n .
This chap ter brings the  developm ent o f the  SBC w o rk sta tio n  to  its  logical 
conclusion by describing the  final stages of system  in tegration  and  testing. By 
w ay  of a su m m ary , the  fo llow ing  h a rd w are  and so ftw are  com ponents w ere 
in tegrated  to  form  the  com plete SBC w ork sta tio n . T he firs t o f these w as the 
m ain processing system  w hich  consisted o f the  Single Board C om puter w ith  a 
19 inch backplane, pow er supplies an d  a hard  disc sy stem , a ll of w hich w ere 
housed in a single desk top  u n it. T he HD63484 graphics sy stem , a 2 M byte 
m em ory card  and  a M u ltilin k  ne tw o rk in g  card  w ere also  plugged in to  the  SBC 
backplane w ith in  th is  u n it. A BBC C om pu ter and VDU w ere in terfaced  via a 
s tan d a rd  RS232 link  to  th e  SBC w o rk sta tio n  and  configured to  ru n  th e  extended 
te rm in a l/in p u t device em u la tion  program . T he joystick  and  m ouse devices w ere 
connected d irec tly  to  in p u t po rts  on th e  BBC com puter. A G ould  pen plotter[52] 
w as connected to  th e  second RS232 p o rt o f th e  SBC w o rk sta tio n . The addition 
o f a high reso lu tion  co lour m on ito r fo r  th e  HD63484 graphics system  com pleted 
th e  system  in tegration . A photograph o f th e  com plete sy stem  is show n in figure 
7.1.
The so ftw are  developm ent env iro n m en t fo r th e  SBC w o rksta tion  w as 
supported  by th e  UNIX version 5.2 operating system  w h ile  th e  R u therfo rd /IC L  
GKS fro n t end provided  th e  application in terface  to  th e  w o rk sta tio n  graphical 
devices. The d riv e rs  th a t  had  been w ritte n  fo r  the  H D63484 graphics system  
and  the  G ould pen p lo tte r  w ere in terfaced  to  the  GKS fro n t end.
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T he m ain design criteria  fo r the  SBC w orkstation  can be sum m arised  by the 
m u tu a lly  exclusive requirem ents of perform ance, genera lity , s tandard isa tion  
an d  cost. T he design o f the  SBC w orksta tion  required ca re fu l consideration on 
each o f these points, and the resu lting  system  w as analysed  to  d iscover how 
these co n stra in ts  had  affected its  capability  in handling large CAD tasks.
T he perfo rm ance of the  SBC w orksta tion  was assessed by runn ing  a large 
CAD program  th a t  w as both m em ory and  processor in tensive. T his program  
also requ ired  fa s t p ic ture m anipulation , and hence the  perform ance of the 
graphics sy stem  w as also tested . A com parison in perform ance w as also m ade 
w ith  th e  com puting  env ironm ent under w hich the  CAD program  had orig inally  
been developed. T h is  w as p articu la rly  appropriate, since th e  host developm ent 
sy stem  w as a m a in fram e com puter w ith  sate llite  graphics te rm inals.
Testing  th e  SBC w o rksta tion  fo r standard isa tion  w as au to m atica lly  achieved 
by po rting  th e  above CAD program  (w hich  had been w ritte n  using th e  GKS 
applications in te rface) on to  it. The ease w ith  w hich th e  porting  task  w as 
achieved w as a ttr ib u te d  to  th e  adoption o f the GKS in terface  to  th e  graphical 
hard w are , an d  th e  use of th e  Fortran77  program m ing language. This la tte r  
po in t had  a lre ad y  been proven by the  ease w ith  w hich th e  R u th e rfo rd /IC L  GKS 
f ro n t  end  h ad  been ported  on to  th e  SBC W orkstation .
T he genera lity  o f the  SBC W orksta tion  stem s from  th e  use o f th e  UNIX 
operating  sy stem  to  su p p o rt program  developm ent and  execution. U nix has 
em erged as a d e -fac to  in d u s try  s tan d ard  and can hence p rov ide a fam ilia r 
in terface  to  a large proportion of com puter users. A dd itionally , UNIX supports  
a good se t o f too ls fo r program  developm ent and debugging. C om pilers are  
ava ilab le  fo r  F o rtran  and  C, and  w ord  processing facilities enable 
docum en ta tion  to  be prepared, a ll on a single machine.
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The cost of th e  SBC w orksta tion  is kep t to  a m in im um  by em ploying VLSI 
devices w hich offer a m axim al fu n c tio n a lity  to  cost perform ance. The pow er of 
these devices m u s t be sufficient to  handle processor in tensive  CAD applications, 
p a rticu la rly  w hen baring the  overhead associated w ith  supporting  s tan d ard  
device independent in terfaces such as GKS.
O ther fea tu res  of the SBC w orksta tion  not u su a lly  fo u n d  on o the r 
com m ercial equ ipm ent w ere also tested . For exam ple, the  ergonom ics of the  SBC 
W orksta tion  w as assessed to  determ ine how effective th e  sp littin g  of GKS 
disp lay  su rface  from  the  general purpose alpha d isp lay  affected in teraction . 
The graphical in p u t system  is also tested  to  assess th e  m ixed use of keyboard, 
m ouse an d  joystick  in p u t devices.
M ost o f the  perform ance te sts  w ere subjective, being m ade e ith e r by m yself, 
o r th e  original a u th o r  of the  CAD application program . The re su lts  are  
presented  using photographs taken  d irec tly  from  th e  d isp lay  screens and  also 
by h a rd  copy p rin ts  produced by th e  pen p lo tter.
1 2  Computer Aided Design on the SBC Workstation.
T hrough  the  add ition  of graphics hardw are  and  so ftw are , th e  Single Board 
C om puter system  w as converted  in to  an  in teractive  w o rk sta tio n  th a t w as 
su itab le  fo r  a w ide range of CAD applications. T he key  to  successfu lly  
achieving a p ro d u c tiv e  w ork ing  env ironm ent fo r  CAD hinges on th e  
developm ent o f an efficient M an M achine Interface(M M I). The operato r shou ld  
feel th a t  he is in teracting , no t w ith  w ith  the  com puter h ard w are , b u t ra th e r, a t  
a m uch h igher level w ith  th e  actual design model[62]. C onsiderable research 
effort is s till being spen t on all aspects of CAD, and  th is  m ay re su lt in b e tte r 
design m ethodologies fo r  th e  MMI.
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C u rre n tly , th e re  are  several popu lar techniques used w hen  designing an MMI. 
Some are based on question  and  answ er schemes, som e on m u lti- lev e l m enu 
driven  schem es w hile  o th e rs  em ploy a com m and language fo r the  m an/m achine 
dialogue[63]. The SBC w orksta tion  is w ell equipped to  su p p o rt the hum an 
in terface o f th e  M MI. Its  in p u t devices, coupled w ith  th e  high resolution 
graphics d isp lay  and  the  alpha inp u t te rm inal offer com prehensive facilities via 
the GKS p rim itives to  su p p o rt to d a y ’s in teractive CAD applications. The scope 
of activ ities to  w hich CAD is now  applied are vast, and  hence an exhaustive 
evaluation  o f th e  SBC w o rksta tion  to  a ll CAD applications is no t possible. 
H ow ever, a good m easure of th e  perform ance and  su ita b ility  of th e  SBC 
w orksta tion  to  handling  real applications m ay be m ade by runn ing  a 
com prehensive CAD package th a t  involves considerable u ser in teraction  and  
generates large processing loads.
1 3  Molecular M odelling by Computer.
One d iscip line th a t  can benefit from  th e  application o f CAD to  its  problem  
solving is m olecu lar m odelling. The package chosen to  d em o n stra te  and  te s t the  
SBC w o rk sta tio n  w as a m olecular m odelling su ite o f program s collectively  
know n as GLXMOD. T his package w as k in d ly  provided  by D r M u rray  R ust 
from  the  G laxo P harm acutical Research Centre, G reenford , London. The 
com plete package w as w ritte n  in F o rtran  77 and used th e  GKS applications 
in terface to  co n tro l th e  graphical in p u t an  o u tp u t devices.
A brief overv iew  o f m olecular m odelling is given to  h ighlight th e  subject 
areas w here a com pu ter m ay aid problem  solving in th is  discipline. I t also gives 
an indication o f th e  com puter resources th a t are ty p ica lly  required  by 
m olecular m odelling program s.
- 7 . 4 -
C hem ists an d  pharm acists  w ho are  concerned w ith  th e  analy sis  of m olecular 
s tru c tu re s  have, in th e  past, used  stick  an d  ball m odels to  help  them  visualise 
these s tru c tu re s  in th ree  dim ensions. T he shape and  dim ension of a m olecule’s 
su rface  is an im p o rtan t crite ria  in m any different applications. A model of the 
m olecu lar su rface  m ay also be construc ted  using plastic spheres to  represent the 
co n s titu en t a tom s. These spheres are  coloured to  represent atom  type , and the ir 
radii rep resen t th e  V an der W alls  radii o f the  atom s. The spheres s lo t together 
to  produce w h a t is know n as the  CPK space filling m odel[64] of the  molecule.
B uilding stick  and  ball or CPK space filling models show ing atom  position and 
bonding fea tu re s  are  inflexible, tim e consum ing and  prone to  e rro r. In some 
instances, th e  m olecu lar d im ensions an d  atom  positions m u st be obtained from  
reference books. Large 3D m odels m ay become cum bersom e and  are  prone to  
d isfigurem ent. C om puters  have been used  to solve m any of th e  problem s 
associated w ith  m odelling m olecules w ith  mechanical s tru c tu re s , and  th e  use of 
in te rac tiv e  co m pu ter graphics has enabled m anipulation  o f th e  generated  images 
w hich  can give th e  opera to r as m uch in form ation  as a conventional m echanical 
m odel. O ne o f th e  earliest papers on m olecular m odelling by com puter w as 
pub lished  by C. L even tha l in 1968[65]. A m onochrom e m onito r w as used to  
d isp lay  w ire  fram e  m odels w hich cou ld  then  be m anipu lated  in real-tim e. Since 
th a t  tim e, considerable effo rt in both research and  com m ercial estab lishm ents 
has been m ade to  explo it th e  pow er o f com puters and  com puter graphics to  aid 
users  w ho  req u ire  v iew ing  and  on line analysis of atom ic s tru c tu re s . The 
chem ist can use  th e  storage m edia of th e  com puter to  ho ld  th e  re lev an t da ta  fo r 
m any  th o u san d s  o f m olecules w hich  can then be qu ick ly  re trieved  to  d raw  
rep resen ta tions o f th e  m olecules in e ith e r stick  or space filled fo rm . The 
com pu ter m ay also  be used fo r  analysis , providing in fo rm ation  such as atom ic 
bond lengths, angles, o r perform ing  energy calcula tions to  determ ine the
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re la tive  s ta b ility  o f a particu la r m olecular configuration.
T he atom ic s tru c tu re  of a protein  m olecule m ay be obta ined  by first 
c ry sta liz ing  the  protein and then  using X -ray  d iffraction  techniques on the  
c ry s ta l. U n fo rtu n a te ly , it is not possible to c rysta lize  certa in  proteins, and  a 
d ifferen t m ethod m u st be used to  detect th e ir  s tru c tu re . A protein  is 
co nstruc ted  from  am ino acids and, if th e ir type and  connec tiv ity  are know n, it 
becomes possible to  predict the s tru c tu re  o f the protein  using th e  properties of 
these am ino acids. The com puter m ay aid in th is  sy n th es is  by allow ing  the  
operato r to  configure the  protein w h ils t perform ing energy calcu la tions to  show  
th e  s tab ility  of a p a rticu la r s tru c tu re . Hence, an increm ental process is possible, 
w hich , if gu ided  by th e  operators experience and  expertise, m ay  e v en tu a lly  lead 
to  th e  correct pro tein  s tru c tu re .
M olecular m odelling is also inva luab le  in d ru g s research and  design, 
p a rtic u la rly  w here  th e  d rugs are  b u ilt from  biological m olecules. These d ru g s  
function  by provid ing  an  active site  on th e ir  su rface  in to  w hich  th e  u n w an ted  
h a rm fu l m olecule, know n as a su b stra te , m ay fit. In th e  reaction th a t  occurs 
betw een a d ru g  and  a substra te , th e  su b stra te  becomes locked on to  th e  d rug  and  
its  effect is neu tra lized . Fast view ing and  m anipu la tion  techniques m ade 
possible by p ow erfu l com puting facilities enable th e  chem ist to  qu ick ly  
id e n tify  p o ten tia lly  va luab le  d rugs w hose su rface  shape w ill be such  th a t th e  
su b s tra te  w ill fit as closely as possible. To aid in th is  process, a technique 
know n as docking is perform ed on screen by the com puter, in w hich  th e  
su b s tra te  is m oved up  to  the  m olecule u n d er te s t to  show  how  close the  fit m ay 
be. The shape o f the  docking point m ay be m an ipu la ted  to  optim ise th e  fit and  
m inim ize th e  energy involved  w hen the  enzym e and  its  su b s tra te  react. The use 
o f m olecular m odelling can considerably speed the  process o f d ru g s  syn thesis
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by th u s  id en tify in g  likely  enzym es and  rejecting u n su itab le  ones, w hich w ou ld  
in the  p ast have been done by physica lly  producing th e  m olecules and  then 
testing  them , possibly using anim als. The cost and tim e savings of m olecular 
m odelling in th e  sy n thesis  and testing  stages can there fo re  be considerable.
F in a lly , v e ry  large m olecules m ay be viewed on a global scale so th a t 
p a rticu la r fea tu re s  m ay be assessed. One o f these in teresting  areas m ay then  be 
expanded fo r  closer scru tin isation . W ith  com puter graphics th is  is an easy task  
and  the op era to r m ay effectively be able to  scan over th e  m olecule, zooming in 
and  o u t as necessary .
I t is c lear th a t  m olecular m odelling by com puter brings a requ irem en t fo r 
fa s t p ic tu re  m an ipu la tion  and  creates large processing loads. If com prehensive 
m olecule d a ta  bases are  be used, then  a large volum e perm anen t storage device 
w ill ad d itio n a lly  be required .
7.4 The Development Environment for GLXMOD.
A t th e  G laxo Pharm acutic les Research C entre, the  developm ent env ironm en t 
fo r m olecu lar m odelling w as based on a single host com puter w ith  sa te llite  
a lphanum eric  and  graphics te rm in a ls  connected to  it. T his w as a classic 
configuration fo r m u lti-u se r  tim e sharing  com puting, and  hence offered a good 
o p p e rtu n ity  to  com pare th e  perform ance o f a specialized CAD application 
runn ing  in  a tim e  sharing  env ironm ent w ith  th a t o f a m icroprocessor based 
single u se r w o rk sta tio n .
The ho st com pu ter th a t  w as used to  develop GLXMOD w as a DEC VAX 
m achine ru n n in g  th e  VMS operating system [66]. VMS is a v ir tu a l m em ory 
operating sy stem , and  hence i t  w as possible to  run  v ery  large program s th a t 
operated on large d a ta  s tru c tu re s . The available processing pow er in a tim e
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shared  sy stem  is obv iously  linked  to  th e  num ber of s im u ltan ious users, and 
hence, u n d e r ex trem e loading, the  response tim e w ill be insufficient. This
u n p red ic tab ility  in perform ance is an obvious d raw back  to  runn ing  CAD
/
applications on a m u lti-u se r  system .
Both ra s te r and  vecto r scanning graphics te rm inals  w ere connected to  the  
VAX com puter. The vecto r scanning devices w ere very  specialized, having the ir 
ow n local rea l-tim e d isp lay  processors w hich w ere connected via a paralle l link  
to  the  host. A perform ance com parison between a system  of th is  ty p e  and the 
SBC W ork sta tio n  w as unrealis tic  pu re ly  on the g rounds o f cost. The ra s te r scan 
graphics te rm in a ls  w ere connected to  the  host com puter v ia  serial RS232 lines 
runn ing  a t  9600 baud and  som e of these em ployed local processing pow er to  
boost perform ance.
GLXMOD w as developed on a Sigmex 6200 ras te r scan graphics term inal[50] 
w hich  had  a reso lu tion  o f 720 by 512 pixels w ith  a m axim um  of 256 
s im u ltan io u s ly  d isp layab le  colours. T he co lour pa lle tting  a llow ed  each of these 
co lours to  be specified using 256 level quan tisa tion  fo r th e  p rim ary  colours. 
T h is te rm in a l had  a fu n c tio n a l in terface  m odelled on th e  GKS w orksta tion  
fu n c tio n  set. I ts  serial com m unication lin k  w ith  the  host com puter could  be 
th o u g h t o f as th e  logical d a ta  link  th rough  w hich GKS com m unicates w ith  its  
w o rk sta tio n s . Idea lly , a fu l l  im plem entation  of GKS on th is  system  w ou ld  have 
requ ired  a GKS fro n t end  sim u la tion  to  be run  on the VAX com puter.
In practice, a set o f su b ro u tin es  w as w ritte n  to  map th e  w o rksta tion  in terface 
fu n c tio n s  d irec tly  on to  th e ir  respective GKS functions. These functions w ere 
nam ed according to  th e  s ta n d a rd  GKS language binding. As a consequence of 
th is  m apping, certain  fea tu res  of the  GLAXO system  d id  no t com ply fu lly  w ith  
those requ ired  by the  GKS specification. For exam ple, on ly  a single
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tran sfo rm a tio n  from  w o rld  to  device coordinates w as availab le , since th is  w as 
being m apped on to  th e  u n d erly in g  unique w o rksta tion  tran sfo rm a tio n . The 
problem  w ith  th is  approach w as th e  lack of p ic tu re  com position capability  
w hich w ou ld  n o rm ally  be achieved by the definition of m u ltip le  norm alization 
tran sfo rm s.
Because the  Sigmex 6200 te rm inal w as capable of GKS w orksta tion  
em ulation , considerable graphics processing w as offloaded from  the  host 
processor. Functions in the view ing pipeline fo r clipping and  w o rksta tion  
tran sfo rm a tio n  w ere provided, together w ith  the  d irec t em ulation  of the GKS 
p rim itives. Storage fo r segm ents w as local to  the Sigmex te rm in a l and  hence the  
b u rden  of segm ent m an ipu lation  w as also offloaded from  th e  host processor. 
T he use o f in te lligen t te rm in a ls  also helps p reven t th e  serial com m unications 
lin k  from  becoming a bottleneck by helping to  reduce the  q u a n tity  of da ta  
flowing. T he Sigmex te rm in a l also supported  tw o  physical in p u t devices, these 
being a m ouse and  joystick  con tro l, both o f w hich could  be operated  as logical 
GKS in p u t devices.
As w ell as the  fu n d am e n ta l differences betw een th e  GLAXO and  SBC 
system s, th e  ergonom ics of th e  tw o  system s w ere also  d ifferen t. The 
partition ing  of the  GKS w o rk sta tio n  d isp lay  and  general purpose console 
te rm in a l in to  physica lly  separate  pieces o f hard w are  a llow ed  d ifferen t and  
m ore flexible s ty le s  o f in teraction  to  be designed. Because th e  d a ta  link  betw een 
processor and  graphics system  on the  SBC w orksta tion  w as m uch fa s te r  th an  
th e  host developm ent sy stem , the  screen update  rates had  th e  po ten tia l o f being 
fa s te r. The reso lu tion  o f th e  SBC W orksta tion  was, how ever, h igher th an  th e  
SIGMEX te rm in a l and  hence m ore graphics processing on th e  b it m ap d isp lay  
w as requ ired  by th e  w o rk sta tio n .
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The m icroprocessor based SBC w o rk sta tio n  m u st be p o w erfu l enough to  
suppo rt applications th a t expect th e  su p p o rt given by a m a in fram e/in te llig en t 
term inal configuration. To achieve th is, the processor in tensive areas w ere 
analysed  to  iden tify  w here VLSI so lu tions could be em ployed to  provide a 
m ulti-processing system  w hile keeping costs to  a m in im um . For th e  SBC 
w orksta tion , th is  has been achieved by em ploying an in te lligen t CRT con tro lle r 
and  using th e  intelligence of the BBC com puter te rm inal fo r in p u t processing. 
The potential of the SBC w ork sta tio n  a t  com peting on te rm s of perform ance 
w ith  the GLAXO VAX based sy stem  is evaluated , considering the  low  cost 
approach taken  to achieve the  system  fu n c tio n a lity  of th e  SBC w ork sta tio n .
7.5 A n O v e rv ie w  o f  GLXM OD.
The m olecular m odelling package supplied  by D r M u rray -R u s t w as nam ed 
GLXMOD an d  com prised of a large num ber of sub rou tines  w ritte n  in 
FORTRAN77 an d  a d a ta  base of m olecu lar in form ation  s to red  in files using th e  
CHEMGRAF form at[67].
GLXMOD is a m enu driven  in te rac tiv e  m olecular m odelling program  w hich 
provides functions  fo r view ing and  sy n th es is  w ith  th e  option to  s to re  any  new  
o r modified m olecules on perm anen t storage fo r re-use a t  a la te r tim e. The path  
th rough  th e  m enu is organised as a tw o  level tree  s tru c tu re , w ith  som e 
functions being m u ltip ly  accessible across m enu pages. Each m enu contains u p  
to  a m axim um  of 24 options.
Since GLXMOD uses th e  GKS p rim itiv es  to  obtain  graphical in p u t and  o u tp u t, 
its  po ten tial fo r  po rtab ility  to  th e  SBC W orksta tion  w as high, and  th is  proved 
to  be the  case in practice. The hierachical s tru c tu re  of GLXMOD is very  w ell 
defined, being p a r tly  imposed by th e  s tru c tu re  of the  m enu system . A t a low er
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level, program  m odules m ay be grouped by the ir fu n c tio n a lity  in to  the  class 
headings of m a th s  u tilitie s , GKS u tilitie s , and  m enu u tilities .
The m ost fu n d am e n ta l da ta  s tru c tu re  in GLXMOD holds the  m olecule 
s tru c tu re . To do so requires fo r a th ree dim ensional position, a valence, an 
atom  type, an d  connectiv ity  in fo rm ation , for each atom  of the  m olecule. To 
d isplay a com plex m olecule w ill the re fo re  require large da ta  s tru c tu re s  and fo r 
a 500 atom  d isp lay , a lm ost 1M byte of m em ory is required. W hen GLXMOD 
w as first com piled, th e  in fo rm ation  pertain ing to  a m axim um  of on ly  20 atom s 
could be held  in s to re  a t any  one tim e. A t GLAXO, th e  m axim um  num ber of 
atom s had been set to  500, b u t w hen th is  figure w as included  in th e  com pilation 
on the SBC w o rk sta tio n , the  subsequen t core image generated fo r  GLXMOD w as 
greater th an  th e  UNIX im posed m axim um  process size o f 1 M Byte. To overcom e 
th is  problem , th e  UNIX kernel w as reb u ilt so th a t process images could  extend 
to  2M bytes. Since th e  SBC w o rk sta tio n  w as fu rn ished  w ith  3 M bytes of 
m em ory, th is  extension w as easily  accom m odated.
D ata w as tra n s fe rre d  betw een th e  "in m em ory" m olecular d a ta  base and  the  
secondary storage by read an d  w rite  m enu functions. The on ly  m odifications to  
GLXMOD w hich  w ere a ttr ib u te d  d irec tly  to  th e  differences betw een the  host 
developm ent sy stem  and  th e  SBC w orksta tion  w ere to  th e  file nam e 
specifications con tained  In th e  F o rtran  "OPEN" sta tem en ts fo r file I/O . These 
differences w ere  how ever very  easy to  isolate and hence correct fo r.
Because th e  Sigmex 6200 te rm inal w as connected via a serial link  to  the  VAX 
com puter, d a ta  buffering in the  host w as em ployed to  im prove d a ta  tran sfe r  
efficiency. The GKS d e fe rra l m ode w as toggled w ith in  GLXMOD to  achieve the  
required response, b u t w hen ported  to  th e  SBC w orksta tion , buffering w as not 
required, and  a ll actions w ere perfo rm ed  using the  defe rra l s ta te  "As Soon As
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Possible”.
7.6 T ech n iq u es fo r  U ser In teraction  w ith  GKS.
GKS offers m any  pow erfu l fea tu res which should  enable the  s tra ig h t fo rw ard  
construction  of device independent man machine in terfaces. Porting GLXMOD 
to  th e  SBC w o rk sta tio n  tested th is device independence in th e  light of differing 
h a rd w are  configurations and differing system  perform ance due to  th e  d ifferent 
ta sk  partitio n s  in the  overall processing associated w ith  the application. C ertain 
fea tu res  o f th e  SBC w orksta tion  did  enable GLXMOD to  be a lte red  sligh tly  to  
im prove efficiency. T his section highlights the areas w here these opportunities 
arose, and  also w here the  GKS program m ing techniques w ere op tim um  fo r both 
system s.
7.6.1 D y n a m ic  P ic tu re  M a n ip u la tio n
A nim ation  w as achieved by using tw o  segm ents an d  toggelling th e ir  v isib ility  
a ttr ib u te s . T he an im ation  process consisted of d raw ing  p rim itives to  th e  
inv isib le  segm ent w h ils t th e  v isib le one w as being v iew ed by th e  operator. The 
im age upd a te  w as achieved by first m aking the visible segm ent invisible and 
th en  m aking th e  invisib le segm ent visible. This choice o f an im ation  s ty le  w as 
p a r tic u la r ly  su ite d  to  th e  segm ent handling  m ethodology used fo r  the  SBC 
w o rk sta tio n . To m ain tain  the  representation  of th e  p ic tu re  in th e  operato r’s 
m ind, i t  is necessary to  cause updates to  occur as qu ick ly  as possible. I t is 
undesirab le  th a t  th e  image shou ld  be constructed  so s lo w ly  th a t  a noticeable 
d e lay  be in troduced  in betw een p lo tting  each d isp lay  p rim itive . W hen ro tating  
o r m an ipu lating  m olecular s tru c tu re s , considerable floating po in t arithm etic  
m u st be perfo rm ed  by th e  application program  and  also in the  view ing pipeline 
of GKS. If  th e  segm ent is updated  w hen it is invisible, th e  de lays due to  these
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calcu la tions w ill not be seen by the  operator. The segm ent sto re  fo r the  SBC 
w o rk sta tio n  is optim ised to  su it d a ta  tra n s fe r  d irec tly  to  the  graphics processor, 
and no in term ed ia te  calcu la tions are  necessary. Hence, w hen th e  segm ent is 
made visible, th e  segm ent sto re  can feed the image a lread y  stored  in device 
coordinates d irec tly  to  th e  graphics processor such th a t  a con tinual draw ing  
action is m ain tained  and  th e  p ic tu re  is updated  in an u n in te rru p ed  fashion. In 
th is case th e  segm ent sto re  w as perform ing  as a p rim itiv e  buffer w hich helped 
im prove th e  anim ation effect. Using the  segm ent s to re  in th is  m anner does 
decrease th e  potential m axim um  p ic tu re  updates per second over the  sim pler 
m ethod o f delete  and red raw , b u t even so, the benefits of sm ooth anim ation 
gained by segm ent v isib ility  toggleing outw eighs the use o f the  sim ple m ethod. 
W hen the  inv isib le  new  image is being d raw n , the  o ld  segm ent rem ains visible 
to  give a s tab le  image fo r  th e  operator. The visible segm ent is then  m ade 
invisible, w hich  is fa s t in  th e  SBC w o rksta tion  because p rim itives are  sim ply  
red raw n  in  th e  background colour, an d  then  th e  new  im age is m ade visible by 
toggleing its  segm ents v is ib ility .
7.6.2 U se r P ro m p ts .
In th is  con tex t, p rom pts are  taken  to  mean tex t s trin g s  th a t  are  used to  relay  
in fo rm ation  to  th e  user, and  in GLXMOD, these p rom pts serve several d ifferen t 
functions. F irs tly , the  GLXMOD m enu options m u st be d isp layed  so th a t the  
operato r m ay select his requ ired  action. Secondly, p rom pts m u st appear to  
either w arn  th e  operato r o r guide his actions du ring  th e  course of in teraction  
w ith  th e  application program . F in a lly , prom pts m ay report the  re su lts  of 
ca lcu la tions to  th e  user.
Tw o m ethods m ay be used to  represent th is  te x tu a l in fo rm ation  to  the  
operator. In th e  first instance th e  d isp lay  is capable of producing both the  tex t
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and  the  graphical o u tp u t, th e  fo rm er being produced by the s tan d ard  
in p u t/o u tp u t fu n c tio n s  of th e  operating  system  w h ils t th e  la tte r  is produced by 
th e  application program  using th e  GKS prim itives. In some instances, the  
com plete d isp lay  su rface  is splil in to  w indow s there fo re  enabling sim ultaneous 
d isp lay  of o rd in ary  character s tr in g s  and  graphically  produced inform ation  on 
logically separate areas of th e  d isp lay . T he Sigmex 6200 te rm inal used a t Glaxo 
em ployed th is  m ethod, b u t th e  a lphanum eric  and  graphical screens both 
occupied the w hole of the d isp lay  surface. The a lphanum eric  tex t appeared to  
overlay  the  graphics w indow , and  its  v isib ility  could  be toggled to  m ake it 
invisible if no t required . T he SBC w orksta tion  how ever adopted  the  second 
approach w hich  requ ired  tw o  physica lly  separate d isp lay  devices fo r the  
a lphanum eric  and  graphics screens. T his approach a llow ed  a m ore flexible 
m ethod of in teraction  to  be used, p a rticu la rly  since th e  a lphanum eric  te rm inal 
w as also used as a GKS logical in p u t device em ulato r.
W hen GLXMOD w as ported  on to  th e  SBC w orksta tion , m enu choice selection 
w as achieved by using th e  GKS te x t p rim itiv e  to  p lo t an appropria te  lis t o f 
availab le options dow n th e  rig h t han d  side of th e  d isp lay . F igure 7.2 show s th is  
m enu lay o u t on th e  screen. To pick an option from  th e  m enu, it  w as necessary 
to  use a locator in p u t device w h ich  re tu rn ed  a Y coordinate v a lue  w hich could, 
by com parison, be associated w ith  one o f th e  options. T here w ere problem s 
associated w ith  th is  approach, since th e  m enu and  th e  m olecular image are  
sharing  th e  sam e d isp lay  device and  are  hence sharing  graphical bandw id th  
w hich  slow s overall perform ance. The generation o f tex t from  GKS is no t 
p articu la rly  efficient since it  m u st use a floating point representation , and there  
are m any a ttr ib u te s  w hich m ay p o ten tia lly  require tim e consum ing sim ulation . 
As an ex trem e exam ple, o n ly  s tro k e  precision tex t w as availab le w hen 
GLXMOD w as first ru n n in g  on th e  SBC w orksta tion  and  its  sim ulation  from
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m any fo n t s trokes using line d raw ing  w as unacceptably slow .
The selection of m enu options w as best m odelled using a GKS choice in p u t 
device, and  hence th is  approach w as used instead of the  Locator m ethod fo r 
picking m enu options orig inally  em ployed in GLXMOD. The choice em ulation  
described fo r  the BBC term inal w as used, and  the  m enu there fo re  appeared on 
the  alpha screen w ith  a ll in teraction  being handled w ith in  the  BBC com puter, 
w hich th u s  rem oved the  need to  have the  menu d isp lay  in te rfering  w ith  the  
graphics image. The va lue  re tu rn ed  by th is choice device d irec tly  represented 
th e  actual choice num ber, and  hence no additional processing w as requ ired  by 
the  SBC w orksta tion . In use, the  BBC choice em ulation proved very  successful 
and  im proved  the  MMI. Figure 7.3 show s the d isp lay  produced on th e  alpha 
screen by som e of th e  d ifferen t m enu level option pages.
T here w ere  tw o  m ethods o f relay ing  instructions to  th e  operato r th a t  w ere 
used  by GLXMOD to  p rom pt him  fo r a  particu la r response. W hen in teraction  
w as closely re la ted  to  o th e r operations being perform ed on th e  graphics screen, 
p ro m p t s trin g s  w ere d isp layed  in highlighted boxes a t  the  top  o f th e  screen. 
F igure 7.4 show s a p ro m p t of th is  s ty le , the  overhead o f w hich  w as w as 
sufficiently sm all since th e  am oun t of tex t could u su a lly  be p lo tted  w ith o u t 
delay . For w arn ing  messages, GLXMOD used a diff e ren t m ethod w hich  resu lted  
in flashing th e  te x t on th e  screen fo r  a  sho rt period of tim e. T h is invo lved  
m aking th e  alpha overlay  p lane visible and  plotting the  tex t s tr in g  upon it. For 
th e  SBC w ork sta tio n , th is  w as no t possible, since th e  im plem entation  o f an 
overlay  p lane w ou ld  have halved  th e  num ber of s im u ltan io u sly  d isp layab le  
colours. Instead  th e  alpha screen w as used to  d isp lay  the  w arn ing  messages, 
w hich  w o u ld  rem ain visib le u n til fu r th e r  messages o r o th e r te x t caused it to  
scro ll o u t o f the  visible te x t w indow . W hen inpu t em ulation  on the  BBC
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com puter w as in progress, the  appearance of w arn ing  messages caused no 
problem  as there  w as a lw ay s  a least 9  te x t lines availab le  a t  th e  bottom  of the 
d isp lay  fo r the  alpha w indow .
7.7 R u n n in g  GLXM OD on th e  SBC W o rk s ta t io n .
H aving discussed th e  featu res of GLXMOD in its  developm ent env ironm ent 
and  exam ined how its  fu n c tio n a lity  w ou ld  m ap on to  th a t of the  SBC 
w orksta tion , the  next section describes some of the  fea tu res  of GLXMOD 
runn ing  on the  SBC w orksta tion . W hen GLXMOD w as entered , th e  top  level 
m enu w as d isp layed  on the  alpha screen, and  th is  is show n in the  photograph in 
figure 7.3. The options availab le from  th is m enu inc lude a dep th  cueing 
function , geom etric a ttr ib u te  calcu la tions such as atom  separation, a bestview  
function  and  functions to  toggle various a ttr ib u te s  of th e  d isp lay  such  as label 
v isib ility  and  hydrogen atom  v isib ility . A hardcopy fun c tio n  w as also 
available, w hich o u tp u tte d  th e  c u rre n tly  d isp layed  m olecule to  th e  pen p lo tte r. 
The sequence of photographs in  figure 7.5 illu s tra te s  th e  effects of som e o f th e  
functions th a t can be perform ed a t  th is  level. The D epth Cueing function  
m odulates th e  in ten sity  of th e  bond an d  its  atom , dependen t upon th e  d istance 
of th a t  atom  from  th e  v iew er. The SBC w orksta tion  w as w ell su ited  to  th is  
application due to  its  256 level quan tization  capability  fo r  each p rim ary  colour. 
T hree options w ere availab le  to  ca lcu la te  th e  d istance, angle and  torsion  angle 
betw een groups of atom s. T his operation w as very  easy to  im plem ent since it  
on ly  required  in fo rm ation  to  be ex tracted  from  the  m olecule d a ta  base th a t  w as 
held  in m em ory so th a t  calcu la tions re tu rn ing  the requ ired  values could be 
m ade. The Bestview  option projected th e  m olecule on to  its  ine rtia l plane, such 
th a t th is  plane w as th a t of th e  w o rk sta tio n  d isp lay  s u r f  ace. The atom  labelling 
could be tu rn ed  on o r off, th is  fea tu re  being p a rticu la rly  va luab le  w hen large
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m olecules w ere being d isp layed , since th e  labels ten d  to  hide deta il in those 
circum stances. T he hydrogen a to m s o f  a d isp layed  m olecule m ay be made 
invisible, th is  fea tu re  again im proving  legibility fo r large m olecules. The last 
fea tu re  im plem ented  a t th is  level w as the H ardcopy function . In the  GLAXO 
im plem entation , special rou tines w ere used to  access th e  "in m em ory" m olecular 
da ta  base and  p lo t the  m olecule on to  the  hard  copy device, and  these routines 
w ere neccessarily device specific, since th e  GKS fu n c tio n a lity  w as d is tribu ted  to 
the ex ternal graphics devices. T he h a rd  copy device a t GLAXO did  not have a 
GKS in terface, the re fo re  special ro u tin es  w ere required  to d riv e  it. In the SBC 
w orksta tion , th is  s itua tion  d id  n o t arise. The hard  copy device had its ow n 
w orksta tion  d riv e r , and  could  be opened, activated  and  used in exactly  the 
sam e w ay  as th e  ra s te r  scan w o rk sta tio n . Hence, th e  sam e code could be used to 
d rive  the  h a rd  copy p lo tte r  as th e  ra s te r  system . Figure 7.6 show  the  typical 
o u tp u t from  th e  H ardcopy fac ility .
Some en tries  on th e  top  level m enu indicate a tran sitio n  to  a low er level m enu 
w here m ore specialzied fu n c tio n s  w ere available. The th ree  sub  m enu entries 
w hich could  be selected from  th is  level are  Build, M anipu late  and  Spacefill. The 
version of GLXMOD supplied  by D r M u rray  R ust d id  no t include any  of the 
Spacefill sub  m enu options. The second level Build m enu d isp lay  is show n in 
figure 7.3. In p a rticu la r , th e  sequence o f photographs in figure 7.7 illu s tra te  how  
the  Build fun c tio n  w as used. In  s tep  3 o f th is  sequence th e  m enu o f possible 
atom s w hich cou ld  be used as bu ild ing  elem ents is show n as i t  w as d isp layed  on 
the  graphics screen. T h is cou ld  o f course have been im plem ented  using the 
Choice in p u t em u la tion  on th e  BBC com puter, b u t in th is  instance it  w as le ft as 
a Locator ty p e  in p u t selection as th is  d id  no t significantly degrade perform ance.
The o the r op tions availab le  from  th e  build  m enu include Join/U njoin , Add
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H ydrogens, Jo in -A ll and  H ydrogen Join. The Jo in /U njoin  operation is 
perform ed  by firs t id en tify in g  th e  tw o  atom s th a t are to  have the ir 
connectiv ity  inverted . The bond betw een these atom s is then  e ith er made, or 
broken depending upon w h eth er the  tw o  atom s w ere prev iously  joined or not. 
If the  re su lt o f breaking a bond is to  generate tw o  m olecule fragm ents, then a 
change of co lour w ill occur in one o f th e  fragm ents in o rder th a t it m ay be 
d istinguished  from  the  o th e r fragm en t. The sequence of photographs in figure
7.8 illu s tra te  the  decom position of a com plex m olecule in to  sm alle r fragm ents 
and  show s th e  various co lours used to  represent these fragm ents.
The Jo in-A ll option is a c rude  hybrid ization  rou tine  w hich  functions by 
testing  in te r-frag m en t atom  separations an d  perform ing energy calcu la tions to  
select th e  m ost stab le  joined configuration. Hence, m ore com plex m olecules m ay 
be construc ted  from  sim ple collections o f m olecule fragm ents. T his function  
w as tested  by d ism an tling  a large m olecule using th e  Jo in /U njoin  fun c tio n  and  
then  using th e  Jo in -A ll fun c tio n  to  restore  a ll th e  p rev iously  broken  bonds of 
th e  original m olecule. H ydrogen join w ill connect tw o  fragm en ts together 
th rough  user nom inated  hydrogen  atom s.
The M anipu late  sub  m enu is show n in figure 7.3. O f th e  functions provided  a t 
th is  level, R ota te  is th e  m ost effective fo r evaluating  the  perform ance o f the  
SBC w o rk sta tio n  since i t  invo lves th e  processing of m any floating poin t values 
and  also requires efficient segm ent m anipu lation  to  achieve sm ooth  an im ation. 
Using th is  function  th e re fo re  tested  th e  poten tial response tim e o f the  SBC 
w ork sta tio n  to  th e  fu ll . T he joystick  in p u t device w orking  in Locator mode w as 
used to  con tro l in p u t fo r  th e  ro ta tion  operation. Figure 7.9 and  figure 7.10 show  
snap  sho ts of tw o  d ifferen t m olecules a t  d ifferen t points in th e ir ro ta tion  cycle. 
In practice, these m olecules w ere th e  largest th a t could  be ro ta ted  on th e  SBC
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w o rksta tion  w ith  an acceptable fram e update  ra te . Subjective test by D r 
M urray  R ust revealed th a t th e  ro ta tiona l perform ance of th e  SBC w orksta tion  
w as on ly  s ligh tly  below th a t  o f th e  V AX/Sigm ex 6200 system .
7.8 C onclusions.
In th e  past, m ainfram e com puter and  graphics te rm in a l com binations have 
been the on ly  w ay to  achieve the  necessary pow er fo r in teractive  applications. 
The obvious problem  w ith  th is  approach is the cost o f such a configuration and 
the  highly variable processing loads w hich are  generated  by CAD program s.
The resu lts  presented in th is  chap ter have revealed th a t  th e  SBC w o rksta tion  
is capable of com peting w ith  these m ore conventional m ain fram e based system s 
on te rm s of perform ance, w h ils t representing a considerable m onetary  saving, 
to  the  point w here it  becomes possible fo r each tim e sharing operato r o f a 
m ainf ram e system  to  have h is ow n dedicated  w o rk sta tio n . The advan tages of 
re liab ility  and  zero loss of perform ance u n d er ex trem e system  loading are  clear. 
N etw orking  facilities are  prov ided  to  ensure th a t  com m unication betw een 
system s is possible, and , if  needed, users could  share  a large d a ta  base of 
in fo rm ation . For exam ple, GLXMOD could  use a lib ra ry  o f  m olecular 
in fo rm ation  stored  on a cen tra l file serv ing  reference m achine.
Device independency and  p o rtab ility  th rough  th e  use of th e  F o rtran  77 
program m ing language and  th e  G raphical K ernel System  has also been proven 
by the  ease of m oving GLXMOD on to  th e  SBC w orksta tion . W here  changes 
w ere  m ade to  GLXMOD, these w ere m ade to  im prove its  perform ance on the  
SBC w orksta tion . These changes w ere no t device specific, bu t in s tead  they  used 
th e  GKS facilities th a t  w ere m ost appropria te  fo r  th e  d u a l screen SBC 
w orksta tion .
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FIGURE 7.1 THE COMPLETE SBC WORKSTATION CONFIGURATION
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CHAPTER 8
CONCLUSIO NS A N D  RECO M M END A TIO N S FOR FU TU RE WORK
8.1 Conclusions.
The aim of th is  s tu d y  has been to  produce a m icroprocessor based w orksta tion  
th a t supports  a s ta n d a rd  operating  system  w ith  com prehensive facilities to  
a llow  the  execution o f n o n -triv ia l CAD application program s. These program s 
are  w ritte n  in a s ta n d a rd  high level program m ing language fo r w hich a GKS 
in terface  lib ra ry  ex ists to  address th e  graphical in p u t and  o u tp u t fea tu res of 
th e  m achine. The porting  of a m olecu lar m odelling package on to  the  Single 
Board C om puter(SB C ) w o rk sta tio n , w hich w as discussed in chap ter 7, has 
show n th a t  th is  aim  has been m et. M any  conclusions m ay be d ra w n  from  th is 
w o rk  regarding th e  v a lid ity  o f using  w o rk sta tio n s  fo r  in terac tive  CAD 
applications an d  how  app rop ria te  th e  use o f th e  G raphical K ernel System (G K S) 
is in addressing th e  needs o f graphics program m ers w h ile  ensuring  the 
po rtab ility  o f th e ir  program s.
8.1.1 Standard Interfaces Promote Portability.
Using FORTRAN77 an d  GKS proved  to  be a successful com bination fo r 
po rtab ility . T he h a rd w are  pecu liarities regarding character and  file based inp u t 
and  o u tp u t are  sh ielded  by th e  sem antics of FORTRAN, w h ile  th e  graphical 
ha rd w are  pecu liarities are  sh ielded  by th e  GKS v ir tu a l device m odel. W hereas 
th e  w o rk sta tio n  operato rs  perception o f character and  file based I/O  is very  
s im ila r on d ifferen t h a rd w are  configurations, h is in teraction  as achieved 
th rough  graphical in p u t and  o u tp u t is very  dependent on the  fea tu res of the
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disp lay  device and  its  in p u t con tro ls. GKS proved v e ry  capable in ensuring  th a t 
these dependencies d id  no t affect th e  M an M achine In terface(M M I) as designed 
by th e  CAD application program m er. Hence, s ta n d a rd  in terfaces are  essential 
and  help induce program  and  program m er p o rtab ility . The fu n c tio n a lity  of 
GKS also proved sufficient in supporting  th e  specification, generation and 
m anipulation  of images fo r th e  m olecular m odelling program  described in 
chap ter 7.
8.1.2 Interactive CAD on Microprocessor based Workstations.
This w ork has also  proven th a t  single user m icroprocessor w o rk sta tio n s  can 
now  provide the  per-u ser processing pow er o f m a in fram e m achines a t  a fraction  
of th e  cost. T heir m em ory addressing range an d  th e  size of disc storage also 
enable them  su p p o rt large operating  system s an d  applications program s. These 
im plications suggest th a t a m ove aw ay  from  m ain fram e based sy stem s tow ards 
single user w o rk sta tio n s  connected to  a cen tra l file serv ing  fac ility  by a local 
area netw ork  sho u ld  be m ade. The w o rk sta tio n  designer m u st there fo re  be 
concerned w ith  a ll the  aspects o f a system  th a t  w ere p rev iously  d is tr ib u ted  
am ongst m any specialist supp lie rs  such as com pu ter m an u fac tu re rs , graphics 
te rm in a l m anufac tu res  and  local area ne tw orkng  m an u fac tu re rs .
The use o f d is tr ib u ted  processing proved  v e ry  successfu l in  im proving 
in teraction  w ith  th e  SBC w orksta tion . The sim u la tion  o f GKS in p u t device 
classes using th e  BBC com puter im proved th e  speed o f response o f the 
w o rksta tion  d ram a tica lly . U sing the HD63484 advanced CRT con tro lle r 
offloaded m ost o f th e  GKS p rim itive  sim ulation  th a t  w o u ld  o therw ise  have been 
done by the  w orksta tion  m icroprocessor. W here s tan d a rd s  such as GKS are 
em ployed, the  use of d is tr ib u ted  m icroprocessors can help  bring the 
fu n c tio n a lity  o f a physical device up  to  th a t requ ired  by its  specification in the
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v ir tu a l dom ain w ith o u t loading the  main applications processor. Hence, w here 
possible, m icroprocessors sho u ld  be used  to  m ap v ir tu a l devices on to  th e ir 
u nderly ing  physical devices.
8.2 R ecom m en d a tio n s  f o r  F u tu re  W o rk .
The SBC w orkstation  is fu n c tio n a lly  com plete regarding its  h a rd w are  system  
com ponents w hich therefo re  leads in the  sh o rt te rm  to  recom m endations 
regarding the enhancem ent of its  so ftw are  system  com ponents. For exam ple, 
th e  RAL GKS lib rary  could  be ex tended  to  su p p o rt level 2c fu n c tio n a lity , and 
the  in p u t device em u la to r runn ing  on the  BBC com pu ter could  be extended to  
suppo rt s im ultan iously  active in p u t devices and to  m anage th e  GKS in p u t event 
queues. O ther sh o rt te rm  activ ities cou ld  involve th e  porting  o f fu r th e r  CAD 
application program s to  th e  SBC w orksta tion . A dd itio n a lly , an application 
could  be developed on th e  SBC w ork sta tio n , and  th is  po rted  to  a d ifferen t GKS 
environm ent.
The SBC w orksta tion  does have have a n o n -s tan d ard  in terface  regarding its 
netw ork ing . An E thernet[68] in terface, ra th e r th a n  th e  M u lti-L in k  system  
c u rre n tly  used w ou ld  represen t m ore the  de-fac to  s ta n d a rd  fo r  local area 
netw ork ing . This could  be achieved by fitting an  E th ern e t card  to  the  SBC 
w o rk sta tio n  o r by using a M u lti-L in k  to  E thernet tran s itio n  box.
8.2.1 Using Powerful Microprocessors to Improve Performance.
A m ore long te rm  v iew  regarding th e  hardw are  com ponents o f a w orksta tion  
m u st involve th e  use of th e  la te s t VLSI devices. T his m u st o f course be 
constrained  to  the  use of low  cost, m ass produced devices to  ensu re  th a t the 
single user w orksta tion  philosophy rem ains com petitive w ith  th a t of the 
m u lti-u se r m ainf ram e approach. Considering firs tly  general purpose
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m icroprocessors, the  M otorola M C68020 is now  w idely  availab le , as is the 
N ational Sem iconductors NS32000[69] and  th e  In te l 80386[70] device, a ll of 
w hich  have fu ll  32 b it arch itectu res. A ny new  w o rksta tion  design shou ld  use 
one of these devices, o r even the  next generation of m icroprocessors such as the 
M otorola M C 68030[7l]. An o rder of m agnitude im provem ent in perform ance 
sh o u ld  easily  be a tta in ab le  over the  M C68010 based SBC w ork sta tio n  fo r the 
fo llow ing  reasons. F irs tly , the  enhanced instruc tion  set leads to  an easier and 
m ore efficient tran sla tio n  from  high level languages such as FORTRAN or C 
in to  m achine code. Secondly, th e  provision to  suppo rt floating point co­
processors such as the MC68881 rem oves the  need fo r so ftw a re  sim lation  of 
floating poin t calcu la tions w hich is p a rticu la rly  im p o rtan t in CAD and  GKS 
applications w here  m ost d a ta  objects are  m odelled using floating po in t values. 
A nd  finally , th e  large d a ta  p a th s  increase bus bandw id th  and  perm it fa s te r  da ta  
tra n s fe r  a ro u n d  the  system .
8.2.2 Increased Performance through Distributed Architectures.
P aralle l processor a rch itec tu res construc ted  from  devices such  as the  
T ranspu te r[72 ] m ay one day  become cheap enough to  be read ily  in tegrated  in to  
low  cost w ork sta tio n s. H ow ever, the  best so lu tion  today  is to  use d is tr ib u ted  
processing based on conventional m icroprocessors and  th e ir su p p o rt devices 
such as th e  HD63484 advanced CRT con tro lle r. T his so lu tion , as applied by the  
SBC w o rk sta tio n  could  be enhanced in an y  subsequent re-designs. A m ore 
tig h tly  coupled m ulti-m icroprocessor system  w hich com m unicated  via a 
com m on backplane w ou ld  be construc ted  from  th e  fo llow ing  d is trib u ted  
com ponents. F irs tly , the  m ain system  processor w o u ld  ru n  th e  CAD application 
program , and  com m unicate w ith  a general purpose in p u t/o u tp u t processor and 
a graphics in p u t/o u tp u t processor. The general I/O  processor w ou ld  hand le  the
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disc d rives, n e tw o rk in g  hard w are  an d  serial com m unications ports. 
C om m unication betw een th e  m ain processor and  th e  I/O  processor shou ld  be 
designed a t a high level to  m inim ise th e  num ber of transac tions and hence 
m inim ise backplane usage. The graphics I/O  processor w o u ld  also com m unicate 
w ith  the  general purpose I/O  processor, m ain ly  to  obtain  access to  perm anent 
disc based storage. In p u t devices such as mice and  joysticks shou ld  be d irec tly  
hand led  by th e  graphics I/O  processor since the  in terp re ta tion  of the ir values 
via echoing and  tra n sfo rm a tio n s  is sem an tica lly  rela ted  to  the  graphics 
processing ta sk . T h is w ill again help reduce backplane traffic and im prove 
th ro u g h p u t. C om m unication  betw een the  graphics I/O  processor and  the main 
processor sh o u ld  be m odelled  on the  GKS in terface, o r some higher level 
in terface  such  as 3D-GKS[73] o r PHIGS[74] to  m ain tain  standard ization . The 
graphics I/O  processor sh o u ld  use a CRT co n tro lle r to  m anage th e  bit-m apped 
fram e sto re  an d  d raw in g  operations. T he CRT con tro lle r shou ld  support as 
closely as possible th e  d raw in g  of p rim itives as specified by GKS to  com pletely 
offload p rim itiv e  s im u la tio n  ta sk s  from  th e  graphics I/O  processor. This m ay 
become a rea lity , since som e w o rk  has a lread y  been done to  produce a single 
VLSI device th a t  has GKS functionality [75].
The final recom m endations concerning the h ardw are  aspects of a new  
w o rk sta tio n  are  connected  w ith  th e  q u a lity  and  resolution o f its  d isp lay . By 
using ECL in teg ra ted  circu its , a resolution o f th e  o rder 1024x1024 pixels could 
be achieved using n o n -in terlaced  scanning. A low  persistence m onitor could  
th e re fo re  be used, w hich  w o u ld  be essential to  avoid sm earing on a system  
capable o f fa s t p ic tu re  updates.
8 .2 3  A  PHIG S I n te r f a c e  f o r  CAD A p p lic a tio n s .
GKS has been an I.S.O. s ta n d a rd  since 1983, and  since th a t tim e fu r th e r  effort
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has been expended to  provide 3-D  extensions to  GKS and  also  to  produce a 
s ta n d a rd  th a t is based on GKS, b u t w hich gives th e  application program m er a 
m uch richer and  m ore pow erfu l m ethod of m odelling and  m anipulating 
graphics objects. T h is new  system  is called  PH lG S(Program ers Hierarchical 
G raphics System ). In th e  past, on ly  very  specialised and  pow erfu l graphics 
te rm in a ls  have been capable o f supporting  PHIGS, b u t w ith  the  d is trib u ted  
sy stem  described above, it  m ay become possible to  su p p o rt PHIGS on a low  cost 
single user w orksta tion .
The recom m endations fo r fu tu re  w ork  listed  above are no d o u b t c u rren tly  
keeping m any w o rk sta tio n  m an u fac tu re rs  very  busy . W hen w ork  commenced 
on th e  SBC w ork sta tio n , s tan dard isa tion  in sm all w o rk sta tio n  sy stem s w as not 
a s trong  com m ercial issue, and  hence the  p roduction  of an open w orksta tion  
th a t cou ld  ru n  UNIX and  suppo rt GKS using m icroprocessor based hardw are  
and  w hich  could  also  su p p o rt large CAD applications w as an im p o rtan t topic 
fo r investigation. T oday  how ever, th e  low  cost w o rk sta tio n  approach is very  
popu la r and  com panies u n d e rs tan d  th e  advan tages to  be gained from  
standard ising  th e ir  sy stem  in terfaces. T his has led to  m assive investm en t in 
research by these com panies, th u s  tak ing  th e  design o f w o rk s ta tio n s  ^ o ^ t h e  
realm s of th e  U n ivers ity  env ironm en t.
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APPENDIX A
MONITOR TIMING CALCULATIONS FOR THE 1GP SYSTEM
Typical m onitor tim ing specifications fo r  m edium  resolu tion  sy stem s of 
approxim ately  780*780 pixel reso lu tion  w ith  non-in terlaced  scanning.
A ssum ing a pixel clock frequency ,
and  a pixel clock period,
P = 30 MHz
P = 3 .3 4 *  10
i
-8
T ypical vertical frequency , V7=60 Hz
giving a vertical period, V  = 0 .0 1 6 6  msect
T ypical horizontal frequency , 1 ^ = 3 0  KHz
giving a horizon ta l period, h £ = 33 ijl s
Typical horizon ta l retrace period, h <  7 f i  s
T ypical vertica l retrace period, V  <  650 m s
Typical video b an d w id th « 25 MHz
The m axim um  num ber o f v isib le lines per video fram e  is defined as,
F,-Vr 16.7-0.65
h t 0.033 = 513 lines
The m axim um  num ber of pixels per active  ho rizon tal scan line can then  be 
calcu la ted  as,




SHARED MEMORY DATA FORMAT FOR THE IGP PROGRAMMING INTERFACE
This appendix lists  th e  functions  perform ed by the  IGP system  described in 
chap ter 4. The offset param eter re fers  to  the  offset from  th e  base of th e  common 
shared  m em ory segm ent.
Note: p lx H .p lxL represen t th e  upper and  low er by tes of th e  X screen coordinate. 
p ly H .p ly L  rep resen t th e  upper and  low er by tes of th e  Y screen coordinate. 
X m ax and  Ym ax are th e  m axim um  disp lay  X and  Y coordinates respectively.
F unction  #1 -  D raw  a series of connected vectors as defined by th e ir  endpoints.
P aram eter N am e P aram eter Range P aram eter S ize(B ytes) Offset
Function  i.d.
Line ty p e  i.d. 
L inew id th  scaling 
V ector co lour 
V ector b u fe r size















(D ata Buffer) pnxH .pnxL
pnyH .pnyL
1 l+ 4 n  
13+4n
-B.1  -
F unction  # 2  -  D raw  a single m arker a t  a specified position.
P aram eter N am e P aram eter Range P aram eter Size(Bytes) Offset
Function i.d. 1 1 6
X position p lx H .p lx L 2 7
Y position p ly H .p ly H 2 9
M arker Type 0-4 1 11
M arker Scaling n /a 1 12
M arker C olour 0-255 1 13
F unction  # 3  -  P lo t a Single C harac ter a t a Specified position.
P aram eter N am e P aram eter Range P aram eter Size(B ytes) Offset
F unction  i.d. 2 1 6
X position p lx H ,p lx L  2 7
Y position p ly H ,p ly L  2 9
C harac ter i.d. (ascii charac ter se t) 1 11
C harac ter size 0-15  1 12
D raw ing D irection 0-7  1 13
C harac ter C olour 0 -255 1 14
Function  # 4  -  Program  th e  C olour P a lle tte .
Param eter N am e P aram eter Range P aram eter Size(Bytes) Offset
Function i.d. 3 1 6
- B . 2 -
C olour num ber 0-255 1 7
Red M agnitude 0-15  1 8
Green M agnitude 0-15 1 9
Blue M agnitude 0-15 1 10
Function # 5  -  Program  th e  D isplay Zoom Factor.
Param eter Name P aram eter Range P aram eter Size(B ytes) Offset
Function i.d. 4 1 6
Zoom Factor 0-15  1 7
F unction # 6  -  Program  th e  D isplay S ta rt A ddress(Scro ll)
Param eter N am e P aram eter Range P aram eter Size(B ytes) Offset
Function i.d  5 1 6
X S ta r t Position p lx H ,p lx L  2 7
Y S ta rt Position p ly H ,p ly L  2 9
F unction # 7  -  Position th e  C ross-H air C urso r
P aram eter N am e P aram eter Range Param eter Size(B ytes) Offset
Function i.d 6 1 6
X C urso r Position p lx H .p lx L  2 7
Y C ursor Position p ly H .p ly L  2 9
H orizontal size O-Xmax 2 11
V ertical size O-Ymax 2 13
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Function # 8  -  Program  th e  C harac ter Set B it P a tte rn s.
Param eter Nam e P aram eter Range P aram eter S ize(B ytes) Offset
Function i.d. 7 1 6
C haracter i.d. (ascii character se t)  1 7
Bit p a tte rn  #  1 0-255 1 8
Bit pa tte rn  # 2 0-255 1 9
Bit p a tte rn  # 3 0-255 1 10
Bit p a tte rn  # 4 0-255 1 11
Bit p a tte rn  # 5 0-255 1 12
Bit p a tte rn  # 6 0-255 1 13
Bit p a tte rn  # 7 0-255 1 14
Bit p a tte rn  # 8 0-255 1 15
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APPENDIX C
DISPLAY RESOLUTIONS FOR A 60MHz PIXEL CLOCK FREQUENCY
H orizontal reso lu tion , h = 1280
r
V ertical resolution, V = 1024r
W ith  the  fo llow ing  m onito r tim ings,
Pixel clock frequency , = 60M Hz
Pixel period, p «  16.67 n /seconds
there fo re  th e  active  horizon ta l video period w ill be,
K * P , = ha = 1280xl6.67xl0“9 = 21.34 fisec
T he typ ical horizon ta l re trace  period fo r ra s te r scan m onito rs in th is  class is 6 
/jsec.
Hence to ta l ho rizon tal period, h f »  21.34 j a s e c +  6 / j s e c  -  27.34 / u s e e  
giving a horizon tal frequency , h ^ -  1/27.34X10*6 -  36.58 KHz 
The active vertica l video period w ill be,
V x h  -  V -  1024 X27.34X1CT6 -  0.028 secondsr t a
The ty p ica l v ertica l re trace  is 0.7 /isec
Hence to ta l vertical period, = 2 8 x 1 0~3 +  0 .7 x 1 0"3 / i s e c  = 2 8 .7 x 1 0"3 seconds
- C . l  -
giving a v ertica l frequency , V -  1/28.7X10"3 = 34.8 Hz.
To avoid flicker a vertica l frequency in th e  range 50-60  Hz is required, hence 
in terlaced  scanning w ill be required  to  d isp lay , of the  o rd er of, 1280x1024 
pixels w ith  a 60M Hz pixel clock.
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A PPENDIX D
TIMING SPECIFICATION FOR THE HD63484 GRAPHICS SYSTEM
A ll tim ings are calcu la ted  from  th e  pixel clock frequency , w hich w as chosen 
to be 55M Hz.
Hence p̂ . = 55M Hz giving a pixel period p̂  = 18.2 n /sec.
System  resolution is 1024 x  1024 pixels.
T im ing calcu la tions are based on M itsub ish i C -6920 [46] m onito r tim ing 
specifications.
A ctive line period -  h^ x  p£ = h^ -  1024 x  18.2 x  10 '9 -  18.64 yusec 
w ith  a horizontal retrace period o f 10 j i s e c  
T otal line period, h? -  h^ +  lO/i sec -  28.64 j u s e c  
T herefore line frequency , h^=* 1/28 .64  x  106 -  34.9 KHz 
A ctive vertical field period using in terlaced  scanning -
h. X—  = 28.64xl(T6X-^^- = O.Oi467seconds 
2 2
w ith  a vertical retrace period o f 1 msec
T herefore field period, f  = 0.01467 +  lx lO " 3 -  0.0157 seconds 
T herefore field frequency, f  -  1/0.0157 -  63.8 Hz 
The clock frequency to  the  H D63484 is given by,
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Pf  _  55X106
=  6.&75MHz
T he m em ory cycle tim e fo r d isp lay  cycles is given by,
= 290n / sec
2 XCLK  6 .875X 106
-  D.2 -
APPENDIX E
PALASM SOURCE LISTING FOR BLANK
IN PUT SIGNALS OUTPUT SIGNALS
ASSIGNMENT PIN No ASSIGNMENT PIN No
MCYC 1 /SD 13
/HSYNC 2 FBI 14
/VSYNC 3 FB2 15
/D R A W 4 FB3 16
/A S 5 FB4 17








/SD  -  /H SY N C./V SY N C.M CY C./D RA W ./I2 + 
/HYSNC./VSYNC.M CYC.BLANK./DISP1
FBI = /A S ./I1
FB2 = /I2./H SY N C ./V SY N C ./D R A W ./V SR LD
-E.1  -
FB3 -  /I3 ./H SY N C  
FB4 -  /I4./D1SP1 
/B L  = /I3./D1SP1
APPENDIX F
TH E  TG K S D I/D D  IN TER FA C E SPEC IFIC A T IO N
A ll param eters passed are assum ed  to  represent in teger values. E rro r checking 
m u st be m ade w ith in  th e  DD code to  ensure th a t  th e  va lues passed do  not exeed 
th e  capabilities of th e  physical devices.
If appropriate, th e  global v ariab les  ip lx , ip2x, ip ly  an d  ip2y contain the 
coordinates of th e  p rim itiv e  to  be daw n .
Function  1 -  dev .in itdev iceO
In p u t P aram eters  -  None.
O u tp u t P aram eters  -  None.
A ction -  To in itia lize  th e  w o rk sta tio n  descrip tion  tab le  en trie s  fo r the  o ther 
device dependen t fun c tio n s . To load a TRIPOS d riv e r  if  th e  w orksta tion  
requires it.
Function  2 -  dev.uninitdeviceC )
In p u t P aram eters  -  None.
O u tp u t P aram eters  -  None.
A ction -  To deallocate  th e  TRIPOS d riv e r if  th e  device is no longer required. 
Function  3 dev .clearO
In p u t P aram eters  -  None.
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O u tp u t P aram eters  -  None.
A ction -  C lear th e  w o rk sta tio n  d isp lay  s u r f  ace.
Function 4 - dev.draw lineC type,scale ,co lour,flush)
In p u t param eters -  type , the  requ ired  line type .
scale, th e  requ ired  lin ew id th  scale fac to r.
colour, the  requ ired  co lour num ber.
flush, a boolean variab le  indicating th e  end  o f th is
prim itive.
O u tp u t param eters  -  None.
A ction -  To d ra w  th e  requested  line using th e  a ttr ib u te s  given by exploiting 
th e  fea tu res  of th e  device to  give as close a s im u la tio n  as possible.
Function  5 -  d ev .d raw m ark er(ty p e ,sca le ,co lo u r)
In p u t param eters -  ty p e , th e  requ ired  m ark e r type , 
scale, th e  requ ired  m a rk e r scale fac to r, 
colour, th e  requ ired  co lour num ber.
O u tp u t param eters  -  None.
A ction -  To d ra w  th e  requested  m ark e r using th e  a ttr ib u te s  given by exploiting 
th e  fea tu res  of th e  device to  give as close a s im u la tion  as possible.
F unction  6 -  d ev .ch ar(ch rs ,ch h t,ch w d ,co lo u r,a ttv ec)
In p u t param eters  -  chrs, charac ter s tr in g  to  be p lo tted , 
chh t, required  ch arac te r height.
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chw d, required  charac ter w id th , 
colour, requ ired  co lour num ber, 
a ttvec , te x t up  vector.
O u tp u t param eters -  None.
A ction -  To p lo t th e  requested  te x t s tring  using  th e  a ttr ib u te s  given by 
exploiting th e  fea tu res  o f th e  device to  give as close a sim ulation  
as possible.
Function 7 -  dev .in ten sity ( red ,green ,b lue,ired)
In p u t param eters -  red , norm alised  red  in ten s ity  value , 
green, norm alised  green in ten s ity  value, 
blue, norm alised  blue in ten s ity  value.
O u tp u t param eters -  ired , th ree  elem ent v ec to r contain ing  th e  device 
specific represen tation  o f th e  cooresponding red , 
green and  b lue in tensities  respectively .
A ction -  To re tu rn  th e  device specific represen tation  o f th e  norm alised 
in ten sity  values o f red , green an d  blue.
Function  8 -  dev .co lour(num ber,red ,g reen ,b lue)
In p u t param eters -  num ber, th e  co lour num ber, 
red, m agnitude o f th e  red  in ten sity , 
green, m agnitude o f th e  green in ten sity , 
blue, m agnitude o f th e  b lue in ten sity .
O u tp u t param eters -  None.
-  F.3 -
A ction -  To select th e  in ten s ity  m agnitudes cooresponding to  th e  
specified co lour num ber.
- F . 4 -
APPENDIX G
COMMUNICATION PROTOCOL FOR THE INPUT/TERMINAL EMULATOR SYSTEM
A character based protocol is used to  con tro l inp u t and  o u tp u t from  the  BBC 
com puter. An in p u t operation is in itia lised  by sending a hex 1C control 
character to  th e  te rm inal. T he in teraction  is com pleted, e ither by th e  operator 
issuing a successful in p u t o r a break action.
Inpu t class fo r in teraction  is ind icated  by th e  fo llow ing  characters.
"L" -  Select LOCATOR fo r in p u t.
"C" -  Select CHOICE fo r inpu t.
"V" -  Select VALUATOR fo r  in p u t.
Physical device selection is achieved using th e  fo llow ing  characters.
"K" -  Select keyboard  fo r  in p u t.
"B" -  Select abso lu te  b itstick  fo r  in p u t.
"M" -  Select m ouse fo r  in p u t.
"V" -  Select velocity  b itstick  fo r  in p u t.
Protocol fo r device selection.
In itia lise  an in p u t action -  1C
Select in p u t class fo r in teraction  -  ["L"],["C],["V"]
Select device ty p e  -  "D"
Choose physical device -  ["K"],["B"],["M"],I”V"]
Protocol fo r w indow  size selection.
G .l
In itialise an in p u t action -  1C 
Select in p u t class fo r  w indow  -  ["L"]
In itia te  w indow  specifiation -  [ T ]
Top 5 bits o f X max w indow  w ith  b it 6 set 
Bottom 5 bits of X max w indow  w ith  b it 6 set 
Top 5 bits of Y max w indow  w ith  b it 6 set 
Bottom 5 bits of Y m ax w indow  w ith  bit 6 se t 
Top 5 bits of X min w indow  w ith  b it 6 set 
Bottom  5 bits of X m in w indow  w ith  bit 6 set 
Top 5 bits of Y m in w indow  w ith  b it 6  set 
Bottom  5 bits of Y m in w indow  w ith  bit 6 se t
Protocol fo r in itia l v a lu e  selection.
In itialise an in p u t action -  1C
Select in p u t class fo r in itia l position - ["L"],["C"],["V"]
In itia te  in itia l position specification -  T
Follow ing charac ters  fo r  LOCATOR specification.
Top 5 b its o f X position w ith  b it 6  se t 
Bottom  5 b its  o f X position w ith  b it 6  se t 
Top 5 b its  o f Y position w ith  b it 6  se t 
Bottom  5 bits o f Y position w ith  b it 6 se t
Follow ing characters  fo r CHOICE specification.
M enu n um ber w ith  b it 6  set
C harac ter s trin g  fo r m enu option #1  te rm in a ted  by CR
G.2
C harac ter s trin g  fo r m enu option # n  te rm in a ted  by LF 
Follow ing characters fo r VALUATOR specification.
C harac ter s trin g  fo r tag #1 te rm inated  by CR
C harac ter s trin g  fo r tag # n  te rm inated  by LF 
Protocol to  s ta r t  in p u t em ulation
In itia lise  an in p u t action -  1C
Select in p u t class fo r  th is  em ulation  -  ["LH],[HC"],["V"]
Execute em ulation  -  "E"
G.3
APPENDIX H
UNIX DRIVER INTERFACE FOR THE HD63484 GRAPHICS SYSTEM
The UNIX d riv e r  fo r  th e  HD63484 graphics system  assum es com m unication 
w ith  a character device. Once th is  device has been opened, th e  follow ing 
functions become availab le  fo r graphical ou tpu t.
Function 0 -  To clear the  d isp lay  surface.
Param eter V alue
Function  identifier 0
Function 1 -  To d ra w  a series o f connected vectors using th e  specified a ttrib u tes .
P aram eter V alue
F unction identifier 1
L inetype 1 - 5
\
L inew id th  no t used
L eft clipping b oundary  0 -  1023
Bottom  clipping b o u n d ary  0  -  1023
Right clipping b o u ndary  0  -  1023
Top clipping rectangle 0  -  1023
N um ber o f coordinate  pairs 2 -  n
XI 0 - 1 0 2 3
Y1 0 - 1 0 2 3
-  H .l -
Xn 0 - 1 0 2 3
Yn 0  -  1023
Function 2 -  To d ra w  a series o f m arkers  using th e  specified a ttr ib u tes .
P aram eter V alue Range
Function identifier 2
M arkertype  1 -  5
M arker scale fac to r 1 - 1 6
L eft clipping boundary  0 -  1023
Bottom  clipping boun d ary  0 -  1023
Right clipping b o u n d ary  0  -  1023
Top clipping rectangle 0  -  1023
N um ber of coord inate pairs 1 -  n
X I 0 - 1 0 2 3
Y1 0 - 1 0 2 3
Xn 0  -  1023
Yn 0  -  1023
Function  3 -  To program  th e  b it m apped fo n t table.
Param eter V alue range
Function  identifier 3
Position in fo n t ta b le  0  -  255
N um ber of characters. 1 -  256
Bit m ap (1 ,1 ) 0 - 2 5 5
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Bit m ap (1 ,2 ) 0 - 2 5 5
Bit m ap (1 ,3 ) 0 - 2 5 5
Bit m ap (1 ,4 ) 0 - 2 5 5
Bit m ap (1 ,5 ) 0 - 2 5 5
Bit m ap (1 ,6 ) 0 - 2 5 5
Bit m ap (1 ,7 ) 0 - 2 5 5
Bit m ap (1 ,8 ) 0 - 2 5 5
Bit m ap ( n , l ) 0 - 2 5 5
B it m ap (n ,2 ) 0 - 2 5 5
Bit m ap (n ,3 ) 0 - 2 5 5
Bit m ap (n ,4 ) 0  -  255
Bit m ap (n ,5 ) 0 - 2 5 5
Bit m ap (n ,6 ) 0  -  255
B it m ap (n ,7 ) 0 - 2 5 5
Bit m ap (n ,8 ) 0 - 2 5 5
on 4 -  To p lo t a s tr in g  o f characters  using th e  specified a ttr ib u te s .
P aram eter V alue range
F unction  identifier 4
X s trin g  position 0 - 1 0 2 3
Y s trin g  position 0 -  1023
X increm ental va lue 0 - 1 0 2 3
Y increm ental v a lue 0  -  1023
C harac ter w id th 0 -  1023
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C harac ter height 0 - 1 0 2 3
C olour 0 - 2 5 5
L eft clipping boundary 0 -  1023
Bottom  clipping boundary 0 -  1023
Right clipping boundary 0 -  1023
Top clipping rectangle 0 -  1023
N um ber of characters in s tring 1 -  n
C harac ter 1 0 - 2 5 5
C harac ter n  0  -  255
Function 5 -  To fill th e  specified polygon using th e  cooresponding a ttr ib u tes .
Param eter
Function  identifier 
F ill s ty le  
F ill colour
Lef t  clipping boundary  
Bottom  clipping boundary  
R ight clipping boundary  
Top clipping rectangle 
N um ber of vertices 
X I 
Y1
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V alue range 
5
n o t used 
0 - 2 5 5  
0 - 1 0 2 3  
0 -  1023 
0  -  1023 
0 -  1023 
3 -  n 
0 - 1 0 2 3  
0 -  1023
Xn 0  -  1023
Yn 0  -  1023
Function  6 - To d raw  the  specified cell a rray .
P aram eter V alue range
Function identifier 6
X dim ension 0  - 1023
Y dim ension 0  -  1023
L eft clipping boundary  0  -  1023
Bottom  clipping boundary  0  -  1023
Right clipping boundary  0  -  1023
Top clipping rectangle 0  -  1023
X cell dim ension 0  -  1023
Y cell dim ension 0  -  1023
X position 0 -  1023
Y position 0  -  1023
cell 0  co lour num ber 0  -  255
cell n co lour num ber 0  -  255
F unction  7 -  To in itia lise th e  HD63484device.
Param eter V alue range
Function identifier 7
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Function  8 -  To u n in itia lise  th e  HD63484 device.
Param eter V alue range
Function identifier 8
Function 9 - To d irec tly  program  the  registers of th e  HD63484 device.
Param eter V alue range
Function identifier 9
Register identifier 0 - 7
D ata to  be w ritte n  to  reg ister 0  -  65535
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